




## INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>7</sup> : <b>G06T</b>		A2	(11) International Publication Number: <b>WO 00/11605</b>
			(43) International Publication Date: 2 March 2000 (02.03.00)
(21) International Application Number: <b>PCT/US99/19363</b>		(81) Designated States: AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ZA, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).	
(22) International Filing Date: 20 August 1999 (20.08.99)			
(30) Priority Data: 60/097,336 20 August 1998 (20.08.98) US 09/213,990 17 December 1998 (17.12.98) US			
(71) Applicant: RAYCER, INC. [US/US]; 2585 East Bayshore Frontage Road, Palo Alto, CA 94303 (US).			
(72) Inventors: DULUK, Jerome, F., Jr.; 950 North California Avenue, Palo Alto, CA 94303 (US). TRIVEDI, Sushma, S.; 1208 Rembrandt Drive, Sunnyvale, CA 94087 (US). NG, Sam; 34377 Maybird Circle, Fremont, CA 94555 (US). FUNG, Lindy; 358 Pescadero Terrace, Sunnyvale, CA 94086 (US). HESSEL, Richard, E.; 3225 Flemington Court, Pleasanton, CA 94588 (US). BENKUAL, Jack; 11661 Timber Spring Court, Cupertino, CA 95014 (US).			
(74) Agents: ANANIAN, R., Michael et al.; Flehr, Hohbach, Test, Albritton & Herbert LLP, Suite 3400, 4 Embarcadero Center, San Francisco, CA 94111-4187 (US).		Published Without international search report and to be republished upon receipt of that report.	

## (54) Title: APPARATUS AND METHOD FOR FRAGMENT OPERATIONS IN A 3D-GRAPHICS PIPELINE

## (57) Abstract

Apparatus and methods for rendering 3D-graphics images. The apparatus include a port for receiving commands from a graphics application, an output for sending a rendered image to a display and a fragment-operations pipeline, coupled to the port and to the output, the pipeline including a stage for performing a fragment operation on a fragment on a per-pixel basis, as well as a stage for performing a fragment operation on the fragment on a per-sample basis. The stage for performing on a per-pixel basis is one of the following: a scissor-test stage, a stipple-test stage, an alpha-test stage or a color-test stage, and the stage for performing on a per-pixel basis is one of the following: a Z-test stage, a blending stage or a dithering stage. The apparatus programmatically selects whether to perform a stencil test on a per-pixel or a per-sample basis and performs the stencil test on the selected basis. The apparatus also programmatically selects pixel samples for per-sample operations, where the sample selections differ with different instances of the same per-sample operation. The apparatus also programmatically selects a set of subdivisions of a pixel as samples for use in the per-sample fragment operation, programmatically assigns different weights to at least two samples in the set and performs the per-sample fragment operation on the fragment, using the programmatically selected and differently weighted samples.



**FOR THE PURPOSES OF INFORMATION ONLY**

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakhstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LI	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

1

5

PATENT APPLICATION

9

13

**APPARATUS AND METHOD FOR FRAGMENT  
OPERATIONS  
IN A 3D-GRAPHICS PIPELINE**

17

21

**Inventors:**

**Jerome F. Duluk, Jr.  
Sushma S. Trivedi  
Sam Ng  
Lindy Fung  
Richard E. Hessel  
Jack Benkual**

25

29

**Assignee:**

**RAYCER, INC.  
2585 East Bayshore Frontage Road  
Palo Alto, California 94303**

33

37

**FLEHR HOHBACK TEST  
ALBRITTON & HERBERT LLP  
4 Embarcadero Center  
Suite 3400  
San Francisco, CA 94111-4187  
(415) 781-1989**

41

1 PATENT

5

## APPARATUS AND METHOD FOR FRAGMENT OPERATIONS IN A 3D-GRAPHICS PIPELINE

9

### CROSS-REFERENCE TO RELATED APPLICATIONS

This application claims the benefit under 35 USC Section 119(e) of U.S.

- 13 Provisional Patent Application Serial No. 60/097,336, filed 20 August 1998 and entitled,  
"GRAPHICS PROCESSOR WITH DEFERRED SHADING" and claims the benefit under  
35 USC Section 120 of U.S. Patent Application Serial No. 09/213,990, filed 17 December  
1998 entitled, "HOW TO DO TANGENT SPACE LIGHTING IN A DEFERRED  
17 SHADING ARCHITECTURE," each of which is hereby incorporated by reference.

This application is also related to the following U.S. Patent Applications, each of  
which is incorporated herein by reference:

- Serial No. 09/213,990, filed 17 December 1998, entitled, "HOW TO DO  
21 TANGENT SPACE LIGHTING IN A DEFERRED SHADING ARCHITECTURE" (Atty.  
Doc. No. A-66397);

- Serial No. \_\_\_\_\_, filed 20 August 1999, entitled, "APPARATUS AND  
METHOD FOR PERFORMING SETUP OPERATIONS IN A 3-D GRAPHICS  
25 PIPELINE USING UNIFIED PRIMITIVE DESCRIPTORS" (Atty. Doc. No. A-66382);

Serial No. \_\_\_\_\_, filed 20 August 1999, entitled, "POST-FILE SORTING  
SETUP" (Atty. Doc. No. A-66383);

- Serial No. \_\_\_\_\_, filed 20 August 1999, entitled, "TILE RELATIVE Y-  
29 VALUES AND SCREEN RELATIVE X-VALUES" (Atty. Doc. No. A-66384);

Serial No. \_\_\_\_\_, filed 20 August 1999, entitled, "SYSTEM, APARATUS  
AND METHOD FOR SPATIALLY SORTING IMAGE DATA IN A THREE-

- 1 DIMENSIONAL GRAPHICS PIPELINE" (Atty. Doc. No. A-66380);  
Serial No. \_\_\_\_\_, filed 20 August 1999, entitled, "SYSTEM, APPARATUS  
AND METHOD FOR GENERATING GUARANTEED CONSERVATIVE MEMORY  
ESTIMATE FOR SORTING OBJECT GEOMETRY IN A THREE-DIMENSIONAL  
5 GRAPHICS PIPELINE" (Atty. Doc. No. A-66381);  
Serial No. \_\_\_\_\_, filed 20 August 1999, entitled, "SYSTEM, APPARATUS  
AND METHOD FOR BALANCING RENDERING RESOURCES IN A THREE-  
DIMENSIONAL GRAPHICS PIPELINE" (Atty. Doc. No. A-66379);  
9 Serial No. \_\_\_\_\_, filed 20 August 1999, entitled, "GRAPHICS PROCESSOR  
WITH PIPELINE STATE STORAGE AND RETRIEVAL" (Atty. Doc. No. A-66378);  
Serial No. \_\_\_\_\_, filed 20 August 1999, entitled, "METHOD AND  
APPARATUS FOR GENERATING TEXTURE" (Atty. Doc. No. A-66398);  
13 Serial No. \_\_\_\_\_, filed 20 August 1999, entitled, "APPARATUS AND  
METHOD FOR GEOMETRY OPERATIONS IN A 3D GRAPHICS PIPELINE" (Atty.  
Doc. No. A-66373);  
Serial No. \_\_\_\_\_, filed 20 August 1999, entitled, "APPARATUS AND  
17 METHOD FOR FRAGMENT OPERATIONS IN A 3D GRAPHICS PIPELINE" (Atty.  
Doc. No. A-66399); and  
Serial No. \_\_\_\_\_, filed 20 August 1999, entitled, "DEFERRED SHADING  
GRAPHICS PIPELINE PROCESSOR" (Atty. Doc. No. A-66360).

21

### FIELD OF THE INVENTION

This invention relates to high-performance 3-D graphics imaging. More particularly, the invention relates to per-fragment operations in a 3D-graphics pipeline.

25

### BACKGROUND

#### Three-Dimensional Computer Graphics

- Computer graphics is the art and science of generating pictures with a  
29 computer. Generation of pictures, or images, is commonly called rendering. Generally, in  
three-dimensional (3D) computer graphics, geometry that represents surfaces (or volumes)  
of objects in a scene is translated into pixels stored in a framebuffer and then displayed on

1 a display device.

In a 3D animation, a sequence of still images is displayed, giving the illusion of motion in three-dimensional space. Interactive 3D computer graphics allows a user to change his viewpoint or change the geometry in real-time, thereby requiring the rendering system to create new images on the fly in real time.

In 3D computer graphics, each renderable object generally has its own local object coordinate system and, therefore, needs to be translated (or transformed) from object coordinates to pixel-display coordinates. Conceptually, this translation is a four-step process: 1) translation from object coordinates to world coordinates, the coordinate system for the entire scene, 2) translation from world coordinates to eye coordinates, based on the viewing point of the scene, 3) translation from eye coordinates to perspective-translated eye coordinates and 4) translation from perspective-translated eye coordinates to pixel (screen) coordinates. These translation steps can be compressed into one or two steps by pre-computing appropriate translation matrices before any translation occurs.

(Translation from object coordinates includes scaling for size enlargement or shrink. Perspective scaling makes farther objects appear smaller. Pixel coordinates are points in three-dimensional space in either screen precision (that is to say, pixels) or object precision (that is to say, high-precision numbers, usually floating-point).

Once the geometry is in screen coordinates, it is broken into a set of pixel-color values (that is, "rasterized") that are stored into the framebuffer.

A summary of the prior-art rendering process can be found in Watt, Fundamentals of Three-dimensional Computer Graphics (Addison-Wesley Publishing Company, 1989, reprinted 1991, ISBN 0-201-15442-0, herein "Watt" and incorporated by reference), particularly Chapter 5, "The Rendering Process," pages 97 to 113, and Foley et al., Computer Graphics: Principles and Practice, 2nd edition (Addison-Wesley Publishing Company, 1990, reprinted with corrections 1991, ISBN 0-201-12110-7, herein "Foley et al." and incorporated by reference).

FIG. 1 shows a three-dimensional object, a tetrahedron, with its own coordinate axes ( $x_{\text{object}}$ ,  $y_{\text{object}}$ ,  $z_{\text{object}}$ ). The three-dimensional object is translated, scaled and placed in the viewing point's coordinate system based on ( $x_{\text{eye}}$ ,  $y_{\text{eye}}$ ,  $z_{\text{eye}}$ ). The object is projected onto the viewing plane, thereby correcting for perspective. At this point, the object appears to have become two-dimensional. The object's z-coordinates, however, are

- 1 preserved for later use in hidden-surface removal. The object is finally translated to screen  
coordinates, based on  $(x_{\text{screen}}, y_{\text{screen}}, z_{\text{screen}})$ , where  $z_{\text{screen}}$  is going perpendicularly into the  
page. Points on the object now have their x and y coordinates described by pixel location  
(and fractions thereof) within the display screen and their z coordinates in a scaled version  
5 of distance from the viewing point.

### Generic 3D-Graphics Pipeline

- Many hardware renderers have been developed. See, for example, Deering  
9 et al., "Leo: A System for Cost Effective 3D Shaded Graphics," SIGGRAPH93  
Proceedings, 1-6 August 1993, Computer Graphics Proceedings, Annual Conference Series  
(ACM SIGGRAPH, 1993, Soft-cover ISBN 0-201-58889-7 and CD-ROM ISBN 0-201-  
56997-3, herein "Deering et al." and incorporated by reference), particularly at pages 101  
13 to 108. Deering et al. includes a diagram of a generic 3D-graphics pipeline (that is to say, a  
renderer, or a rendering system) that it describes as "truly generic, as at the top level nearly  
every commercial 3D graphics accelerator fits this abstraction." This pipeline diagram is  
reproduced here as **FIG. 6**. (In this figure, the blocks with rounded corners typically  
17 represent functions or process operations, while sharp-cornered rectangles typically  
represent stored data or memory.)

- Such pipeline diagrams convey the process of rendering but do not describe  
any particular hardware. This document presents a new graphics pipeline that shares some  
21 of the steps of the generic 3D-graphics pipeline. Each of the steps in the generic 3D-  
graphics pipeline is briefly explained here. (Processing of polygons is assumed throughout  
this document, but other methods for describing 3D geometry could be substituted. For  
simplicity of explanation, triangles are used as the type of polygon in the described  
25 methods.)

- As seen in **FIG. 6**, the first step within the floating point-intensive functions  
of the generic 3D-graphics pipeline after the data input (step 612) is the transformation  
step (step 614), described above. The transformation step also includes "get next  
29 polygon."

The second step, the clip test, checks the polygon to see if it is at least  
partially contained in the view volume (sometimes shaped as a frustum) (step 616). If the  
polygon is not in the view volume, it is discarded. Otherwise, processing continues.

1                   The third step is face determination, where polygons facing away from the viewing point are discarded (step 618).

                  The fourth step, lighting computation, generally includes the set up for Gouraud shading and/or texture mapping with multiple light sources of various types but  
5   could also be set up for Phong shading or one of many other choices (step 622).

                  The fifth step, clipping, deletes any portion of the polygon that is outside of the view volume because that portion would not project within the rectangular area of the viewing plane (step 624). Generally, polygon clipping is done by splitting the polygon  
9   into two or more smaller polygons that both project within the area of the viewing plane. Polygon clipping is computationally expensive.

                  The sixth step, perspective divide, does perspective correction for the projection of objects onto the viewing plane (step 626). At this point, the points  
13   representing vertices of polygons are converted to pixel-space coordinates by step seven, the screen space conversion step (step 628).

                  The eighth step (step 632), set up for an incremental render, computes the various begin, end and increment values needed for edge walking and span interpolation  
17   (e.g.: x, y and z coordinates, RGB color, texture map space, u and v coordinates and the like).

                  Within the drawing-intensive functions, edge walking (step 634) incrementally generates horizontal spans for each raster line of the display device by  
21   incrementing values from the previously generated span (in the same polygon), thereby "walking" vertically along opposite edges of the polygon. Similarly, span interpolation (step 636) "walks" horizontally along a span to generate pixel values, including a z-coordinate value indicating the pixel's distance from the viewing point. Finally, the z-buffered blending (also referred to as Testing and Blending) (step 638) generates a final  
25   pixel-color value. The pixel values include color values, which can be generated by simple Gouraud shading (that is to say, interpolation of vertex-color values) or by more computationally expensive techniques such as texture mapping (possibly using multiple  
29   texture maps blended together), Phong shading (that is to say, per-fragment lighting) and/or bump mapping (perturbing the interpolated surface normal).

                  After drawing-intensive functions are completed, a double-buffered MUX output look-up table operation is performed (step 644). The generic 3D-graphics pipeline



1 includes a double-buffered framebuffer, so a double-buffered MUX is also included. An  
output lookup table is included for translating color-map values.

By comparing the generated z-coordinate value to the corresponding value  
stored in the Z Buffer, the z-buffered blend either keeps the new pixel values (if it is closer  
5 to the viewing point than previously stored value for that pixel location) by writing it into  
the framebuffer or discards the new pixel values (if it is farther).

At this step, antialiasing methods can blend the new pixel color with the old  
pixel color. The z-buffered blend generally includes most of the per-fragment operations,  
9 described below.

Finally, digital to analog conversion makes an analog signal for input to the  
display device.

### 13 Per-Fragment Operations

In the generic 3D-graphics pipeline, the z-buffered-blend step actually  
incorporates many smaller per-fragment operational steps.

Application Program Interfaces (APIs) define a set of per-fragment  
17 operations. Open Graphics Library (OpenGL), D3D, Performer, Inventor and B-Render  
are examples. A review of some exemplary OpenGL per-fragment operations follows so  
that generic similarities and true differences between the inventive structures and methods  
and conventional structures and procedures can be more readily appreciated. The language  
21 of the OpenGL API is adopted, except as contraindicated herein. (See, for example, Open  
Architecture Review Board, OpenGL Reference Manual, 2nd edition (Addison-Wesley  
Developers Press, 1996) and OpenGL Architecture Review Board, OpenGL Programming  
Guide, 2nd edition (Addison-Wesley, 1997), both incorporated herein by reference.

25 A framebuffer stores a set of pixels as a two-dimensional array. Each pixel  
stored in the framebuffer is a set of bits. The number of bits per pixel may vary depending  
on the particular implementation or context. An implementation may allow a choice in the  
selection of the number of bits per pixel, but within a context all pixels have the same  
29 number of bits.

Corresponding bits from each pixel in the framebuffer form a bitplane.  
Each bitplane contains a single bit from each pixel. The bits at location (x, y) of all the  
bitplanes in the framebuffer constitute the single pixel (x, y). Groups of bitplanes form

1 several logical buffers, namely, the color, depth, stencil and accumulation buffers.

The color buffer, in turn, includes a front left, front right, back left, back right and some additional auxiliary buffers. The values stored in the front buffers are the values typically displayed on a display monitor while the contents of the back buffers and  
5 auxiliary buffers are invisible and not displayed. Stereoscopic contexts display both the front left and the front right buffers, while monoscopic contexts display only the front left buffer. In general, the color buffers must have the same number of bitplanes, but particular implementations or context may not provide right buffers, back buffers or auxiliary buffers  
9 at all, and an implementation or context may additionally provide or not provide stencil, depth or accumulation buffers.

The color buffers generally consist of unsigned-integer color indices (R, G, B) and, optionally, a number "A" of unsigned-integer value. The values, however, could  
13 be floating-point numbers or signed-integer values. The number of bitplanes in each of the color buffers, the depth buffer (if provided), the stencil buffer (if provided) and the accumulation buffer (if provided) is fixed on a per-context basis. If an accumulation buffer is provided, it has at least as many bitplanes per R, G and B color component as do the  
17 color buffers.

A rasterization-produced fragment with window coordinates of ( $x_{\text{WINDOW}}$ ,  $y_{\text{WINDOW}}$ ) modifies the pixel in the framebuffer at those coordinates based on a number of tests, parameters and conditions. Among the several tests typically performed sequentially,  
21 beginning with a fragment and its associated data and finishing with a final output stream to the framebuffer, are (in the order performed, with some variation among APIs): pixel-ownership test, scissor test, alpha test, color test, stencil test, depth test, blending, dithering and logic operations. Each of these tests or operations is briefly described below.

25 (OpenGL does not provide for an explicit color test between the alpha and stencil tests. OpenGL per-fragment operations are applied after all the color computations.)

1

### - Ownership Test

The pixel-ownership test determines if the pixel at location ( $x_{\text{WINDOW}}$ ,  $y_{\text{WINDOW}}$ ) in the framebuffer is currently owned by the graphics-language context. If it is not, the window system decides the fate of the incoming fragment. Possible results are that the fragment is discarded or that some subset of the subsequent per-fragment operations are applied to the fragment. Pixel ownership allows the window system to properly control the GL's behavior.

Assume that in a computer having a display screen, one or several processes are running and that each process has a window on the display screen. For each process, the associated window defines the pixels to which the process wants to write or render. When there are two or more windows, the window associated with one process may be in front of the other window associated with another process, behind that other window or along with the other window entirely visible. Since there is only a single framebuffer for the entire display screen, the pixel-ownership test determines which process and associated window owns each of the pixels. If a particular process does not "own" a pixel, it fails the pixel-ownership test relative to the framebuffer, and that pixel is thrown away.

Under the typical paradigm, the pixel-ownership test is run by each process. For a given pixel location in the framebuffer, that pixel passes the pixel-ownership test for at most one of the processes and fails the pixel-ownership test for all other processes. Only one process owns a particular framebuffer pixel at the same time.

In some rendering schemes, the pixel-ownership test may not be particularly relevant. For example, if the scene is being rendered to an off-screen buffer and subsequently block transferred ("blitted") to the desktop, pixel ownership is not particularly relevant. Each pixel that a process tests automatically or necessarily passes the pixel-ownership test (if it is even executed) because each process effectively owns its own off-screen buffer and nothing is in front of that buffer.

If for a particular process, the pixel is not owned by that process, writing a pixel value to that location is unnecessary. All subsequent processing for that pixel may be ignored. In a typical workstation, all the data associated with a particular pixel on the screen is read during rasterization. All information for any polygon that feeds that pixel is read, including information as to the identity of the process that owns that framebuffer

- 1 pixel, as well as the z-buffer, the color value, the old color value, the alpha value, stencil bits and so forth.

If a process owns the pixel, then the other downstream processes are executed (for example, scissor test, alpha test and the like).

5

#### - Scissor Test

- The scissor test determines if  $(x_{\text{WINDOW}}, y_{\text{WINDOW}})$  lies within a scissor rectangle defined by four coordinate values corresponding to a left bottom (left, bottom) coordinate, a width of the rectangle and a height of the rectangle. (See, for example, the OpenGL procedure Scissor(left, bottom, width, height). If  $\text{left} \leq x_{\text{WINDOW}} < \text{left} + \text{width}$  and  $\text{bottom} \leq y_{\text{WINDOW}} < \text{bottom} + \text{height}$ , then the scissor test passes. Otherwise, the scissor test fails, and the particular fragment being tested is discarded.

- 13 In simple terms, a scissor rectangle defines a screen-aligned region. This scissor rectangle is useful in that only pixels from a polygon that fall in that screen-aligned scissor rectangle change. In the event that a polygon straddles the scissor rectangle, only those pixels that are inside the rectangle may change. An implementation may allow more than one scissor rectangle. A scissor rectangle list can be used for rendering to a window that is partially obscured such that the visible portion of the window consists of more than one rectangular region.

- Just as with the pixel-ownership test, the scissor test provides means for discarding pixels and/or fragments before they actually get to the framebuffer to cause the output to change.

- When a polygon comes down the pipeline, the pipeline calculates everything it needs to determine the z-value and color of that pixel. Once z value and color are determined, that information helps to determine what information is placed in the framebuffer, thereby determining what is on the display screen.

#### - Stipple Test

- 29 The stipple test uses a 32x32-bit window-aligned stipple pattern. The stipple pattern is a mask of 0s and 1s. The stipple pattern is tiled on the window. The stipple test passes if the bit in the stipple pattern at  $(x_{\text{WINDOW}}, y_{\text{WINDOW}})$  is set, i.e. is 1. Otherwise, the stipple test fails, and the particular fragment being tested is discarded.

1           **- Alpha Test**

          Color is defined by four values, red (R), green (G), blue (B) and alpha (A). The RGB values define the contribution from each of the primary colors, and alpha is related to the transparency. Typically, color is a 32-bit value, 8-bits for each component, though such representation is not limited to 32-bits. The alpha test compares the alpha value of a given pixel to an alpha-reference value. Any pixel not passing the alpha test is thrown away or otherwise discarded.

          The type of comparison may also be specified. For example, the comparison may be a greater-than operation, a less-than operation and so forth. If the comparison is a greater-than operation, then the pixel's alpha value has to be greater than the reference to pass the alpha test. So if the pixel's alpha value is 0.9, the reference alpha is 0.8 and the comparison is greater-than, then that pixel passes the alpha test.

13           The alpha test is a per-fragment operation and happens after all of the fragment coloring calculations and lighting and shading operations are completed. Each of these per-fragment operations may be thought of as part of the conventional z-buffer blending operations.

17

**- Color Test**

          The color test is similar to the alpha test described hereinbefore, except that rather than performing the magnitude or logical comparisons between the pixel alpha (A) value and a reference value, the color test performs a magnitude or logical comparison between one or a combination of the R, G or B color components and reference value(s). Although for the alpha test, one typically has one value for each component, for the color test there are effectively two values per component, a maximum value and a minimum value.

          The comparison test may be, for example, greater-than, less-than, equal-to, greater-than-or-equal-to, "greater-than- $c_1$  and less-than  $c_2$ ," where  $c_1$  and  $c_2$  are predetermined reference values, and so forth. One might, for example, specify a reference minimum R value and a reference maximum R value, such that the color test passes only if the pixel R value is between that minimum and maximum. The color test might be useful to provide blue-screen functionality, for example.

1

### - Stencil Test

The stencil test conditionally discards a fragment based on the outcome of a comparison between a value stored in a stencil buffer at location ( $x_{\text{WINDOW}}$ ,  $y_{\text{WINDOW}}$ ) and a reference value. If the stencil test fails, the incoming fragment is discarded, although the corresponding stencil buffer value may be modified in accordance with the specified stencil operation to be carried out on failing the stencil test.

When an object is rendered into the framebuffer, a tag having the stencil bits is also written into the framebuffer. These stencil bits are part of the pipeline state. The type of the stencil test to perform can be specified at the time the geometry is rendered.

The stencil bits are used to implement various filtering, masking or stenciling operations. For example, if a particular fragment ends up affecting a particular pixel in the framebuffer, then the stencil bits can be written to the framebuffer along with the pixel information.

Several stencil comparison functions are permitted such that the stencil test passes never, always or if the reference value is less than, less than or equal to, equal to, greater than or equal to, greater than, or not equal to the masked stored value in the stencil buffer.

The reference value and the comparison value can have multiple bits, typically 8 bits so that 256 different values may be represented.

21

### - Depth-Buffer Test

The depth-buffer test discards the incoming fragment if a depth comparison fails. The comparison is programmatically enabled or disabled. When the depth test is disabled, the depth comparison and subsequent possible updates to the depth-buffer value are bypassed, and a fragment is passed to the next operation. The stencil bits are also involved and may be modified even if the test is bypassed. In this case, the stencil value is modified as if the depth-buffer test passed.

If the depth test is enabled, the depth comparison takes place and the depth buffer and stencil value may subsequently be modified.

Depth comparisons are implemented in which possible outcomes are as follows: the depth-buffer test passes never, always or if the incoming fragment's  $z_{\text{WINDOW}}$

- 1 value is less than, less than or equal to, equal to, greater than, greater than or equal to, or  
not equal to the depth value stored at the location given by the incoming fragment's  
( $x_{WINDOW}$ ,  $y_{WINDOW}$ ) coordinates. If the depth-buffer test fails, the incoming fragment is  
discarded. The stencil value at the fragment's ( $x_{WINDOW}$ ,  $y_{WINDOW}$ ) coordinate is updated  
5 according to the function currently in effect for depth-buffer test failure. Otherwise, the  
fragment continues to the next operation and the value of the depth buffer at the fragment's  
( $x_{WINDOW}$ ,  $y_{WINDOW}$ ) location is set to the fragment's  $z_{WINDOW}$  value. In this case the stencil  
value is updated according to the function currently in effect for depth-buffer test success.

9

### - Blending

- Blending combines the incoming fragment's R, G, B and A values with the  
R, G, B and A values stored in the framebuffer at the incoming fragment's  
13 ( $x_{WINDOW}$ ,  $y_{WINDOW}$ ) location. This blending is typically dependent on the incoming  
fragment's alpha value (A) and that of the corresponding framebuffer stored pixel. (In the  
following discussion, "Cs" refers to the source color for an incoming fragment, "Cd" refers  
to the destination color at the corresponding framebuffer location, and "Cc" refers to a  
17 constant color in-the GL state. Subscripts of 's', 'd' and 'c' respectively denote individual  
RGBA components of these colors.)

- Generally speaking, blending is an operation that takes color in the  
framebuffer and the color in the fragment and blends them together. The manner in which  
21 blending is achieved, that is, the particular blending function, may be selected from various  
alternatives for both the source and destination.

- For example, an additive-type blend is available wherein a blend result (C)  
is obtained by adding the product of a source color (Cs) by a source weighting-factor  
25 quadruplet (S) to the product of a destination color (Cd) and a destination weighting-factor  
quadruplet (D), that is,  $C = C_s S + C_d D$ . Alternatively, the blend equation may be a  
subtraction ( $C = C_s S - C_d D$ ), a reverse subtraction, ( $C = C_d D - C_s S$ ), a minimum function,  
( $C = \min(C_s, C_d)$ ), or a maximum function, ( $C = \max(C_s, C_d)$ ). The blending equation is  
29 evaluated separately for each color component and its corresponding weighting coefficient.  
Each of the four R, G, B, A components has its own weighting factor.

The blending test (or blending equation) is part of the pipeline state and can  
potentially change for every polygon but, more typically, changes only for an object made

1 up of several polygons.

In general, blending is performed only after other tests such as the pixel-ownership test and stencil test have passed. Then it is clear that the pixel or fragment under consideration would or could have an effect in the output.

5

#### - Dithering

Dithering selects between two color values or indices. In RGBA mode, the value of any of the color components is essentially a fixed-point value,  $c$ , with  $m$  bits to the left of the binary point, where  $m$  is the number of bits allocated to that component in the framebuffer. For each  $c$ , dithering selects a value  $c'$  such that  $c' \in \{\max\{0, \text{Ceiling}(c)-1\}, \text{Ceiling}(c)\}$ . In color index mode, the same rule applies with  $c$  being a single-color index. This selection may depend on the  $x_{\text{WINDOW}}$  and  $y_{\text{WINDOW}}$  coordinates of the pixel. (The value of  $c$  cannot be larger than the maximum value representable in the framebuffer for the color component.)

Although many dithering algorithms are possible, a dithered value produced by any algorithm generally depends on only the incoming value and the fragment's  $x$  and  $y$  window coordinates. When dithering is disabled, each color component is truncated to a fixed-point value with as many bits as there are in the corresponding framebuffer component.

#### 21 - Logical Operations

A final logical operation applies between the incoming fragment's color or index values and the color or index values stored in the framebuffer at the corresponding location. The result of the logical operation replaces the values in the framebuffer at the fragment's  $(x, y)$  coordinates. Various logical operations may be implemented between source ( $s$ ) and destination ( $d$ ), including for example: CLEAR, SET, AND, NOOP, XOR, OR, NOR, NAND, INVERT, COPY, INVERTED AND, EQUIVALENCE, REVERSE OR, REVERSE AND, INVERTED COPY and INVERTED OR. Logical operations are performed independently for each color-index buffer that is selected for writing or for each red, green, blue and alpha value of each color buffer that is selected for writing.



1

## Antialiasing

2 Pixels are the smallest individually controllable element of the display  
3 device. However, with images quantized into discrete pixels, spatial aliasing occurs. A  
4 typical aliasing artifact is a "staircase" effect caused when a straight line or edge cuts  
5 diagonally across rows of pixels.

6 Some rendering systems reduce aliasing effects by dividing pixels into sub-  
7 pixels, where each sub-pixel can be colored independently. When the image is to be  
8 displayed, the colors for all sub-pixels within each pixel are blended together to form an  
9 average color for the pixel. A renderer that uses up to 16 sub-pixels per pixel is described  
10 in Akeley, "RealityEngine Graphics," SIGGRAPH93 Proceedings, 1-6 August 1993,  
11 Computer Graphics Proceedings, Annual Conference Series, pages 109 to 116 (ACM  
12 SIGGRAPH, New York, 1993, Softcover ISBN 0-201-58889-7 and CD-ROM ISBN 0-  
13 201-56997-3, herein "Akeley" and incorporated by reference).

14 Carpenter, "The A-buffer, an Antialiased Hidden Surface Method,"  
15 SIGGRAPH 1984 Conference Proceedings, pp.103-108 (\_\_\_\_\_, 19\_\_\_\_, herein "Carpenter"  
16 and incorporated by reference), describes another prior-art antialiasing method, the A-  
17 Buffer method. (Akeley also describes this technique.) The A-buffer is an antialiasing  
18 technique that reduces aliasing by keeping track of the percent coverage of a pixel by a  
19 rendered polygon.

20 The sub-pixel antialiasing approach is not without its problems. Assuming  
21 each pixel is divided into an  $n*m$  number of sub-pixels, some, if not all, of computations in  
22 the fragment-operations pipeline increase in number by a factor of  $n*m$ .

23 A counter approach to the  $n*m$  sub-pixels is the use of samples. Given  $n*m$   
24 sub-pixels per pixel, prior-art fragment-operations pipelines select a fixed number  $H$  of  
25 these  $n*m$  sub-pixels from  $H$  fixed locations to represent the entire pixel. The fragment  
26 operations are applied to the  $H$  samples. At the end of the pipeline, each of the  $H$  samples  
27 is given the same weight in re-creating the pixel.

28 Additionally, all of the per-fragment operations of prior-art fragment-  
29 operations pipelines are done on a per-pixel basis where samples and sub-pixels have not  
30 been implemented. Where sub-pixels or samples or pixels are implemented, all of the pre-  
31 fragment operations are done on a respective per-sub-pixel or per-sample basis.

1                   However, fixing the number, location and weight of samples restricts the  
flexibility of the fragment-operations pipeline and decreases the effectiveness of its  
techniques. Likewise, performing all fragment operations on a per-pixel, per-sub-pixel or  
per-sample basis restricts the flexibility of the fragment-operations pipeline and decreases  
5 its effectiveness.

The main drawback to the A-buffer technique is the need to sort polygons  
front-to-back (or back-to-front) at each pixel in order to get acceptable antialiased  
polygons.

9                   Accordingly, there is a need for a multi-dimensionally flexible per-fragment  
pipeline. There is always a need for an antialiasing method that improves on the rendered  
image.

These and other goals of the invention will be readily apparent to one of  
13 skill in the art on reading the background above and the description below.

### SUMMARY

Herein are described apparatus and methods for rendering 3D-graphics  
17 images with and without anti-aliasing. In one embodiment, the apparatus include a port for  
receiving commands from a graphics application, an output for sending a rendered image  
to a display and a fragment-operations pipeline, coupled to the port and to the output, the  
pipeline including a stage for performing a fragment operation on a fragment on a per-pixel  
21 basis, as well as a stage for performing a fragment operation on the fragment on a per-  
sample basis.

In one embodiment, the stage for performing on a per-pixel basis is one of  
the following: a scissor-test stage, a stipple-test stage, an alpha-test stage or a color-test  
25 stage. The stage for performing on a per-sample basis is one of the following: a Z-test  
stage, a blending stage or a dithering stage.

In another embodiment, the apparatus programmatically selects whether to  
perform a stencil test on a per-pixel or a per-sample basis and performs the stencil test on  
29 the selected basis.

In another embodiment, the apparatus programmatically selects a set of  
subdivisions of a pixel as samples for use in the per-sample fragment operation and  
performs the per-sample fragment operation, using the programmatically selected samples.

1           In another embodiment, the apparatus programmatically allows primitive  
based anti-aliasing, i.e. the anti-aliasing may be turned on or off on a per-primitive basis.

          In another embodiment, the apparatus programmatically performs several  
passes through the geometry. The apparatus selects the first set of subdivisions of a pixel  
5 as samples for use in the per-sample fragment operation and performs the per-sample  
fragment operation, using the programmatically selected samples. It then  
programmatically selects a different set of the pixel subdivisions as samples for use in a  
second per-sample fragment operation and then performs the second per-sample fragment  
9 operation, using the programmatically selected samples.

          The color values resulting from the second pass are accumulated with the  
color values from the first pass. Several passes can be performed to effectively increase the  
number of samples per pixel. The sample locations for each pass are different and the pixel  
13 color values are accumulated with the results of the previous passes.

          The apparatus programmatically selects a set of subdivisions of a pixel as  
samples for use in the per-sample fragment operation, programmatically assigns weights to  
the samples in the set and performs the per-sample fragment operation on the fragment.  
17 The apparatus programmatically determines the method for combining the color values of  
the samples in a pixel to obtain the resulting color in the framebuffer at the pixel location.  
In addition, the apparatus programmatically selects the depth value assigned to a pixel in  
the depth buffer from the depth values of all the samples in the pixel.

21           The apparatus includes a method to clear the color, depth, and stencil  
buffers partially or fully, without a read-modify-write operation on the framebuffer.

          The apparatus includes a method for considering per-pixel depth values  
assigned to the polygon as well as the depth values interpolated from those specified at the  
25 vertices of the polygon.

          The apparatus includes a method for considering per-pixel stencil values  
assigned to the polygon in stencil test, as well as the specified stencil reference value of the  
polygon.

29           The apparatus includes a method for determining if any pixel in the scene is  
visible on the screen without updating the color buffer.

1

## BRIEF DESCRIPTION OF THE DRAWINGS

**FIG. 1** shows a three-dimensional object, a tetrahedron, in various coordinate systems.

5

**FIG. 2** is a block diagram illustrating the components and data flow in the pixel block.

**FIG. 3** is a high-level block diagram illustrating the components and data flow in a 3D-graphics pipeline incorporating the invention.

9

**FIG. 4** illustrates the relationship of samples to pixels and stamps and the default sample grid, count and locations according to one embodiment.

**FIG. 5** is a block diagram of the pixel-out unit.

**FIG. 6** is a reproduction of the Deering et al. generic 3D-graphics pipeline.

13

**FIG. 7** is a method-flow diagram of the pipeline of **FIG. 3**.

**FIG. 8** illustrates a system for rendering three-dimensional graphics images.

**FIG. 9** shows an example of how the cull block produces fragments from a partially obscured triangle.

17

**FIG. 10** demonstrates how the pixel block processes a stamp's worth of fragments.

**FIGS. 11 and 12** are alternative embodiments of a 3D-graphics pipeline incorporating the invention.

21

## DESCRIPTION OF SPECIFIC EMBODIMENTS

### TABLE OF CONTENTS

	Abbreviations .....	19
25	Overview .....	20
	The Rendering System .....	20
	The Pixel Block .....	25
	Data Structures .....	29
29	Samples, Pixels, Stamps and Tiles .....	29
	The Begin_Frame and Prefetch_Begin_Frame Packets .....	30
	The End_Frame and Prefetch_End_Frame Packets .....	32

1	The Begin_Tile and Prefetch_Begin_Tile Packets .....	33
	The Clear Packet .....	34
	The Pixel-Mode Cache_Fill Packet .....	35
	The Stipple Cache_Fill Packet .....	37
5	The VSP Packet .....	37
	Color Packet .....	38
	Depth/Stencil Information .....	38
	State Parameters .....	39
9	Protocols .....	39
	Input Queuing and Filtering .....	43
	Input Processing .....	44
	Scissor Test .....	44
13	Stipple Test .....	45
	Alpha Test .....	46
	Color Test .....	46
	Stencil/Z Test .....	47
17	Depth Test .....	52
	Blending .....	54
	Dithering .....	55
	Logical Operations .....	57
21	Tile Input and Output .....	57
	WHAT IS CLAIMED IS .....	86

## 25 ABBREVIATIONS

Following are abbreviations which may appear in this description, along with their expanded meaning:

- BKE: the back-end block 84C.
- 29 CUL: the cull unit 846.
- MIJ: the mode-injection unit 847.
- PHG: the Phong unit 84A.

- 1           PIX: the pixel block 84B.  
          PXO: the pixel-out unit 280.  
          SRT: the sort unit 844.  
          TEX: the texture unit 849.  
5           VSP: a visible stamp portion.

## OVERVIEW

### - The Rendering System

- 9           **FIG. 8** illustrates a system 800 for rendering three-dimensional graphics images. The rendering system 800 includes one or more of each of the following: data-processing units (CPUs) 810, memory 820, a user interface 830, a co-processor 840 such as a graphics processor, communication interface 850 and communications bus 860.
- 13           Of course, in an embedded system, some of these components may be missing, as is well understood in the art of embedded systems. In a distributed computing environment, some of these components may be on separate physical machines, as is well understood in the art of distributed computing.
- 17           The memory 820 typically includes high-speed, volatile random-access memory (RAM), as well as non-volatile memory such as read-only memory (ROM) and magnetic disk drives. Further, the memory 820 typically contains software 821. The software 821 is layered: Application software 8211 communicates with the operating
- 21           system 8212, and the operating system 8212 communicates with the I/O subsystem 8213. The I/O subsystem 8213 communicates with the user interface 830, the co-processor 840 and the communications interface 850 by means of the communications bus 860.
- The user interface 830 includes a display monitor 831.
- 25           The communications bus 860 communicatively interconnects the CPU 810, memory 820, user interface 830, graphics processor 840 and communication interface 850.
- The memory 820 may include spatially addressable memory (SAM). A SAM allows spatially sorted data stored in the SAM to be retrieved by its spatial
- 29           coordinates rather than by its address in memory. A single SAM query operation can identify all of the data within a specified spatial volume, performing a large number of arithmetic comparisons in a single clock cycle. \_\_\_\_\_, U.S. Patent No. 4,996,666, "\_\_\_\_\_", (19\_\_) further describes SAMs and is incorporated herein by reference.

1           The address space of the co-processor 840 may overlap, be adjacent to  
and/or disjoint from the address space of the memory 820, as is well understood in the art  
of memory mapping. If, for example, the CPU 810 writes to an accelerated graphics port at  
a predetermined address and the graphics co-processor 840 reads at that same  
5   predetermined address, then the CPU 810 can be said to be writing to a graphics port and  
the graphics processor 840 to be reading from such a graphics port.

          The graphics processor 840 is implemented as a graphics pipeline, this  
pipeline itself possibly containing one or more pipelines. FIG. 3 is a high-level block  
9   diagram illustrating the components and data flow in a 3D-graphics pipeline 840  
incorporating the invention. The 3D-graphics pipeline 840 includes a command-fetch-and-  
decode block 841, a geometry block 842, a mode-extraction block 843, a sort block 844, a  
setup block 845, a cull block 846, a mode-injection block 847, a fragment block 848, a  
13   texture block 849, a Phong block 84A, a pixel block 84B, a back-end block 84C and sort,  
polygon, texture and framebuffer memories 84D, 84E, 84F, 84G. The memories 84D,  
84E, 84F, 84G may be a part of the memory 820.

          FIG. 7 is a method-flow diagram of the pipeline of FIG. 3. FIGS. 11 and  
17   12 are alternative embodiments of a 3D-graphics pipeline incorporating the invention.

          The command-fetch-and-decode block 841 handles communication with the  
host computer through the graphics port. It converts its input into a series of packets,  
which it passes to the geometry block 842. Most of the input stream consists of  
21   geometrical data, that is to say, lines, points and polygons. The descriptions of these  
geometrical objects can include colors, surface normals, texture coordinates and so on.  
The input stream also contains rendering information such as lighting, blending modes and  
buffer functions.

25           The geometry block 842 handles four major tasks: transformations,  
decompositions of all polygons into triangles, clipping and per-vertex lighting calculations  
for Gouraud shading.

          The geometry block 842 transforms incoming graphics primitives into a  
29   uniform coordinate space ("world space"). It then clips the primitives to the viewing  
volume ("frustum"). In addition to the six planes that define the viewing volume (left,  
right, top, bottom, front and back), the Subsystem provides six user-definable clipping  
planes. After clipping, the geometry block 842 breaks polygons with more than three

1 vertices into sets of triangles to simplify processing.

Finally, if there is any Gouraud shading in the frame, the geometry block 842 calculates the vertex colors that the fragment block 848 uses to perform the shading.

The mode-extraction block 843 separates the data stream into two parts:  
5 vertices and everything else. Vertices are sent to the sort block 844. Everything else (lights, colors, texture coordinates, etc.), it stores in the polygon memory 84E, whence it can be retrieved by the mode-injection block 847. The polygon memory 84E is double buffered, so the mode-injection block 847 can read data for one frame while the mode-  
9 extraction block 843 is storing data for the next frame.

The mode data stored in the polygon memory falls into three major categories: per-frame data (such as lighting), per-primitive data (such as material properties) and per-vertex data (such as color). The mode-extraction and mode-injection  
13 blocks 843, 847 further divide these categories to optimize efficiency.

For each vertex, the mode-extraction block 843 sends the sort block 844 a packet containing the vertex data and a pointer (the "color pointer") into the polygon memory 84E. The packet also contains fields indicating whether the vertex represents a  
17 point, the endpoint of a line or the corner of a triangle. The vertices are sent in a strictly time-sequential order, the same order in which they were fed into the pipeline. The packet also specifies whether the current vertex forms the last one in a given primitive, that is to say, whether it completes the primitive. In the case of triangle strips ("fans") and line  
21 strips ("loops"), the vertices are shared between adjacent primitives. In this case, the packets indicate how to identify the other vertices in each primitive.

The sort block 844 receives vertices from the mode-extraction block 843 and sorts the resulting points, lines and triangles by tile. (A tile is a data structure  
25 described further below.) In the double-buffered sort memory 84D, the sort block 844 maintains a list of vertices representing the graphic primitives and a set of tile pointer lists, one list for each tile in the frame. When the sort block 844 receives a vertex that completes a primitive, it checks to see which tiles the primitive touches. For each tile a primitive  
29 touches, the sort block adds a pointer to the vertex to that tile's tile pointer list.

When the sort block 844 has finished sorting all the geometry in a frame, it sends the data to the setup block 845. Each sort-block output packet represents a complete primitive. The sort block 844 sends its output in tile-by-tile order: all of the primitives that



1 touch a given tile, then all of the primitives that touch the next tile, and so on. Thus, the  
sort block 844 may send the same primitive many times, once for each tile it touches.

The setup block 845 calculates spatial derivatives for lines and triangles.  
The block 845 processes one tile's worth of data, one primitive at a time. When the block  
5 845 is done, it sends the data on to the cull block 846.

The setup block 845 also breaks stippled lines into separate line segments  
(each a rectangular region) and computes the minimum z value for each primitive within  
the tile.

9 Each packet output from the setup block 845 represents one primitive: a  
triangle, line segment or point.

The cull block 846 accepts data one tile's worth at a time and divides its  
processing into two steps: SAM culling and sub-pixel culling. The SAM cull discards  
13 primitives that are hidden completely by previously processed geometry. The sub-pixel  
cull takes the remaining primitives (which are partly or entirely visible) and determines the  
visible fragments. The sub-pixel cull outputs one stamp's worth of fragments at a time,  
herein a "visible stamp portion." (A stamp is a data structure described further below.)

17 FIG. 9 shows an example of how the cull block 846 produces fragments  
from a partially obscured triangle. A visible stamp portion produced by the cull block 846  
contains fragments from only a single primitive, even if multiple primitives touch the  
stamp. Therefore, in the diagram, the output VSP contains fragments from only the gray  
21 triangle. The fragment formed by the tip of the white triangle is sent in a separate VSP,  
and the colors of the two VSPs are combined later in the pixel block 84B.

Each pixel in a VSP is divided into a number of samples to determine how  
much of the pixel is covered by a given fragment. The pixel block 84B uses this  
25 information when it blends the fragments to produce the final color of the pixel.

The mode-injection block 847 retrieves block-mode information (colors,  
material properties, etc.) from the polygon memory 84E and passes it downstream as  
required. To save bandwidth, the individual downstream blocks cache recently used mode  
29 information. The mode-injection block 847 keeps track of what information is cached  
downstream and only sends information as necessary.

The main work of the fragment block 848 is interpolation. The block 848  
interpolates color values for Gouraud shading, surface normals for Phong shading and

1 texture coordinates for texture mapping. It also interpolates surface tangents for use in the bump-mapping algorithm if bump maps are in use.

The fragment block 848 performs perspective-corrected interpolation using barycentric coefficients.

5 The texture block 849 applies texture maps to the pixel fragments. Texture maps are stored in the texture memory 84F. Unlike the other memory stores described previously, the texture memory 84F is single buffered. It is loaded from the memory 820 using the graphics port interface.

9 Textures are mip-mapped. That is to say, each texture comprises a series of texture maps at different levels of detail, each map representing the appearance of the texture at a given distance from the eye point. To reproduce a texture value for a given pixel fragment, the text block 849 performs tri-linear interpolation from the texture maps, 13 to approximate the correct level of detail. The texture block 849 also performs other interpolation methods, such as anisotropic interpolation.

The texture block 849 supplies interpolated texture values (generally as RGBA color values) to the Phong block 84A on a per-fragment basis. Bump maps 17 represent a special kind of texture map. Instead of a color, each texel of a bump map contains a height field gradient.

The Phong block 84A performs Phong shading for each pixel fragment. It uses the material and lighting information supplied by the mode-injection block 847, the 21 texture colors from the texture block 849 and the surface normal generated by the fragment block 848 to determine the fragment's apparent color. If bump mapping is in use, the Phong block 847 uses the interpolated height field gradient from the texture block 849 to perturb the fragment's surface normal before shading.

25 The pixel block 84B receives VSPs, where each fragment has an independent color value. The pixel block 84B performs a scissor test, an alpha test, stencil operations, a depth test, blending, dithering and logic operations on each sample in each pixel. When the pixel block 84B has accumulated a tile's worth of finished pixels, it 29 combines the samples within each pixel (thereby performing antialiasing of pixels) and sends then to the back end 84C for storage in the framebuffer 84G.

FIG. 10 shows a simple example of how the pixel block 84B may process a stamp's worth of fragments. In this example, the pixel block receives two VSPs, one from

1 a gray triangle and one from a white triangle. It then blends the fragments and the  
background color to produce the final pixels. In this example, the block 84B weights each  
fragment according to how much of the pixel it covers or, to be more precise, by the  
number of samples it covers. As mentioned before, this is a simple example. The apparatus  
5 performs much more complex blending.

(The pixel-ownership test is a part of the window system and is left to the  
back end 84C.)

The back-end block 84C receives a tile's worth of pixels at a time from the  
9 pixel block 84B and stores them into the framebuffer 84G. The back end 84C also sends a  
tile's worth of pixels back to the pixel block 84B because specific framebuffer values can  
survive from frame to frame. For example, stencil-bit values can remain constant over  
many frames but can be used in all of those frames.

13 In addition to controlling the framebuffer 84G, the back-end block 84C  
performs pixel-ownership tests, 2D drawing and sends the finished frame to the output  
devices. The block 84C provides the interface between the framebuffer 84G and the  
monitor 831 and video output.

17

#### - The Pixel Block

The pixel block 84B is the last block before the back end 84C in the 3D  
pipeline 840. It is responsible for performing per-fragment operations. In addition, the  
21 pixel block 84B performs sample accumulation for anti-aliasing.

The pipeline stages before the pixel block 84B convert primitives into  
VSPs. The sort block 844 collects the primitives for each tile. The cull block 846 receives  
the data from the sort block in tile order and culls out parts of the primitives that do not  
25 contribute to the rendered images. The cull block 846 generates the VSPs. The texture and  
the Phong block units 849, 84A also receive the VSPs and are responsible for the texturing  
and lighting of the fragments, respectively.

**FIG. 2** is a block diagram illustrating the components and data flow in the  
29 pixel block 84B. The block 84B includes FIFOs 210, an input filter 220 and queues 230,  
240. The pixel block 84B also includes an input processor 290, caches 260, 270 and a  
depth-interpolation unit 2L0. Also in pixel block 84B is a 3D pipeline 2M0 including  
scissor-, stipple-, alpha-, color- and stencil/Z-test units 2A0, 2B0, 2C0, 2D0, 2E0, as well

1 as blending, dithering and logical-operations units **2F0**, **2G0**, **2H0**. Per-sample stencil and  
z buffers **2I0**, per-sample color buffers **2J0**, the pixel-out unit **280** and the per-pixel tile  
buffers **2K0** also help compose the pixel block **84B**.

In **FIG. 2**, the input FIFOs **210a** and **210b** receive inputs from the Phong  
5 block **847** and the mode-injection block **847**, respectively. The input FIFO **210a** outputs to  
the color queue **230**, while the input FIFO **210b** outputs to the input filter **220**.

The input filter outputs to the pixel-out unit **280**, the back-end block **84C**  
and the VSP queue **240**.

9 The input processor **290** receives inputs from the queues **230**, **240** and  
outputs to the stipple and mode caches **260**, **270**, as well as to the depth-interpolation unit  
**2L0** and the 3D pipeline **2M0**.

The first stage of the pipeline **2M0**, the scissor-test unit **2A0**, receives input  
13 from the input processor **290** and outputs to the stipple-test unit **2B0**. The unit **2B0** outputs  
to the alpha-test unit **2C0**, which outputs to the color-test unit, which outputs to the  
stencil/z-test unit **2E0**, which outputs to the blending/dithering unit **2F0**. The stencil/z-test  
unit **2E0** also communicates with the per-sample z and stencil buffers **2I0**, while the  
17 blending/dithering unit **2F0** and the logical-operations unit **2H0** both communicate with  
the per-sample color buffers **2J0**.

The components of the pipeline **2M0**, the scissor-, stipple-, alpha-, color-  
and stencil/Z-test units **2A0**, **2B0**, **2C0**, **2D0**, **2E0** and the blending, dithering and logical-  
21 operations units **2F0**, **2G0**, **2H0** all receive input from the stipple and mode caches **260**,  
**270**. The stencil/Z-test unit **2E0** also receives inputs from the depth-interpolation unit **2L0**.

Towards the back-end side, the pixel-out unit **280** communicates with the  
per-sample z, stencil and color buffers **2I0**, **2J0** as well as with the per-pixel buffers **2K0**.  
25 The per-pixel buffers **2K0** and the back-end block **84C** are in communication.

As mentioned above, the pixel block **84B** communicates with the Phong,  
mode-injection and back-end blocks **847**, **84A**, **84C**. More particularly, the pixel block  
**84B** receives input from the mode-injection and Phong blocks **847**, **84A**. The pixel block  
29 **84B** receives VSPs and mode data from the mode-injection block **847** and receives  
fragment colors for the VSPs from the Phong block **84A**. (The Phong block **84A** may also  
supply per-fragment depth or stencil values for VSPs.) The fragment colors for the VSPs  
arrive at the pixel block **84B** in the same order as the VSPs.

1           The pixel block **84B** processes the data for each visible sample according to maintained mode settings. When the pixel block **84B** finishes processing all stamps for the current tile, it signals the pixel-out unit **280** to output the color, z and stencil buffers for the tile.

5           The pixel-out unit **280** processes the pixel samples to generate color, z and stencil values for the pixels. These pixel values are sent to the back-end block **84C** which has the memory controller for the framebuffer **84G**. The back-end block **84C** prepares the current tile buffers for rendering of geometry (VSPs) by the pixel block **84B**. This may  
9 involve loading of the existing color, z, and stencil values from the framebuffer **84G**.

          In one embodiment, the on-chip per-sample z, stencil and color buffers **2I0**, **2J0** are double buffered. Thus, while the pixel-out unit **280** is sending one tile to the back-end block **84C**, the depth and blend units **2E0**, **2F0** can write to a second tile. The per-  
13 sample color, z- and stencil buffers **2I0**, **2J0** are large enough to store one tile's worth of data.

          There is also a set of per-pixel z, stencil and color buffers **2K0** for each tile. These per-pixel buffers **2K0** are an intermediate storage interfacing with the back-end  
17 block **84C**.

          The pixel block **84B** also receives some packets bound for the back-end block **84C** from the mode-injection block **847**. The input filter **220** appropriately passes these packets on to (the prefetch queue of) the back end **84C**, where they are processed in  
21 the order received. Some packets are also sent to (the input queue in) the pixel-out unit **280**.

          As mentioned before, the pixel block **84B** receives input from the mode-injection and Phong blocks **847** and **84A**. There are two input queues to handle these two  
25 inputs. The data packets from the mode-injection block **847** go to the VSP queue **240** and the fragment color (and depth or stencil if enabled) packets from the Phong block **84A** go to the color queue **230**. The mode-injection block **847** places the data packets in the input FIFO **210**. The input filter **220** examines the packet header and sends the data bound for  
29 the back-end block **84C** to the back-end block **84C** and the data packets needed by the pixel block **84B** to the VSP queue **240**. The majority of the packets received from the mode-injection block **847** are bound for the VSP queue **240**, some go only to the back-end block **84C** and some are copied into the VSP queue **240** as well as sent to the back-end and

1 the pixel-out units 84C, 280.

A brief explanation of the need and mechanism for tile preparation follows. A typical rendering sequence may have the following operations: (1) initialize the color, z and stencil buffers 2J0, 2I0 to their clear values, if needed, (2) blt background image(s)  
 5 into the buffer(s) 2J0, 2I0, if needed, (3) render geometry, (4) blt again, (5) render some more geometry, (6) complete and flip. If the blt operation (2) covers the entire window, a clearing operation for that buffer may not be needed. If the blt covers the partial window, a clear may be needed. Furthermore, the initialization and blt (2) operations may happen in  
 9 reverse order. That is to say, there may be a blt to (perhaps) the whole window followed by a clearing of a part of the window. The pre-geometry blts that cover the entire window do not require a scissor test. Tile alignment and scaling may be carried out by the back-end block 84C as image read back into the tile buffers. The post-geometry blts and the blts that  
 13 cover part of the window or involve scaling are implemented as textured primitives in the pipeline.

Similarly, the clear operation is broken into two kinds. The pre-geometry entire-window-clear operation is carried out in the pixel-out unit 280, and the clear  
 17 operation that covers only part of the window (and/or is issued after some geometry has been rendered) is carried out in the pixel-block pipeline. Both the pixel block 84B (the pixel-out unit 280) and the back-end block 84C are aware of the write masks for various buffers at the time the operation is invoked. In fact, the back-end block 84C uses the write  
 21 masks to determine if it needs to read back the tile buffers. The readback of tile buffers may also arise when the rendering of a frame causes the polygon or sort memory 84E, 84D to overflow.

In some special cases, the pipeline may break a user frame into two or more  
 25 sequential frames. This may happen due to a context switch or due to polygon or sort memory 84E, 84D to overflow. Thus, for the same user frame, a tile may be visited more than once in the pixel block 84B. The first time a tile is encountered, the pixel block 84B (most likely the pixel-out unit 280) may need to clear the tile buffers 2I0, 2J0 with the  
 29 "clear values" prior to rendering. For rendering the tiles in subsequent frames, the pixel color, z and stencil values are read back from the framebuffer memory 84G.

Another very likely scenario occurs when the z buffer 2I0 is cleared and the color and stencil buffers 2J0, 2I0 are loaded into tiles from a pre-rendered image. Thus, as

1 a part of the tile preparation, two things happen. The background image is read back from  
the framebuffer memory 84G into the buffers that are not enabled for clear, and the enabled  
buffers (corresponding to the color, z and stencil) are cleared. The pipeline stages  
upstream from the pixel block 84B are aware of these functional capabilities, since they are  
5 responsible for sending the clear information.

The pixel block 84B compares the z values of the incoming samples to those  
of the existing samples to decide which samples to keep. The pixel block 84B also  
provides the capability to minimize any color bleeding artifacts that may arise from the  
9 splitting of a user frame.

## DATA STRUCTURES

### - Samples, Pixels, Stamps and Tiles

13 A first data structure is a sample. Each pixel in a VSP is divided into a  
number of samples. Given a pixel divided into an n-by-m grid, a sample corresponds to  
one of the n\*m subdivisions. FIG. 4 illustrates the relationship of samples to pixels and  
stamps in one embodiment.

17 The choices of n and m, as well as how many and which subdivisions to  
select as samples are all programmable in the co-processor 840. The grid, sample count  
and sample locations, however, are fixed until changed. Default n, m, count and locations  
are set at reset. FIG. 4 also illustrates the default sample grid, count and locations  
21 according to one embodiment.

Each sample has a dirty bit, indicating whether either of the sample's color  
or alpha value has changed in the rendering process.

A next data structure is a stamp. A stamp is a j-by-k multi-pixel grid  
25 within an image. In one embodiment, a stamp is a 2x2-pixel area.

A next data structure is a tile. A tile is an h-by-i multi-stamp area within an  
image. In one embodiment, a tile is an 8x8-stamp area, that is to say, a 16x16-pixel area of  
an image.

29 A next data structure is a packet. A packet is a structure for transferring  
information. Each packet consists of a header followed by packet data. The header  
indicates the type and format of the data that the packet contains.

Individual packet types as follows are described in detail herein:

1 Begin\_Frame, Prefetch\_Begin\_Frame, Begin\_Tile, Prefetch\_Begin\_Tile, End\_Frame and  
Prefetch\_End\_Frame, Clear, pixel-mode Cache\_Fill, stipple Cache\_Fill, VSP, Color and  
Depth.

## 5 - The Begin\_Frame and Prefetch\_Begin\_Frame Packets

Begin\_Frame and Prefetch\_Begin\_Frame packets have the same content  
except that their headers differ. A Begin\_Frame packet signals the beginning of a user  
frame and goes to the pixel block 84B (the VSP queue 240). The Prefetch\_Begin\_Frame  
9 packet signals the beginning of a frame and is dispatched to the back-end block 84C (the  
back-end block input queue) and pixel out-block prefetch queues.

For every Begin\_Frame packet, there is a corresponding End\_Frame packet.  
However, multiple End\_Frame packets may correspond to the same user frame. This can  
13 happen due to frame splitting on overflow, for example.

Table 1 illustrates the format in one embodiment of the Begin\_Frame and  
Prefetch\_Begin\_Frame packets. They contain Blocking\_Interrupt, Window\_X\_Offset,  
Window\_Y\_Offset, Pixel\_Format, No\_Color\_Buffer, No\_Z\_Buffer, No\_Saved\_Z\_Buffer,  
17 No\_Stencil\_Buffer, No\_Saved\_Stencil\_Buffer, Stencil\_Mode, Depth\_Output\_Selection,  
Color\_Output\_Selection, Color\_Output\_Overflow\_Selection and Vertical\_Pixel\_Count  
fields. A description of the fields follows.

Software uses the Block\_3D\_Pipe field to instruct the back-end block 84C  
21 to generate a blocking interrupt.

The WinSourceL, WinSourceR, WinTargetL and WinTargetR fields  
identify the window IDs of various buffers. The back end 84C uses them for pixel-  
ownership tests.

25 The Window\_X\_Offset and Window\_Y\_Offset are also for the back end  
84C (for positioning the BLTs and such).

The Pixel\_Format field specifies the format of pixels stored in the  
framebuffer 84G. The pixel block 84B uses this for format conversion in the pixel-out unit  
29 280. One embodiment supports 4 pixel formats, namely 32-bits-per-pixel ARGB, 32-bits-  
per-pixel RGBA, 16-bits-per-pixel RGB\_5\_6\_5, and 8-bits-per-pixel indexed color buffer  
formats.

The SrcEqTarL and SrcEqTarR fields indicate the relationship between the



1 source window to be copied as background in the left and right target buffers. The back  
end 84C uses them.

The No\_Color\_Buffer flag, if set, indicates that there is no color buffer and,  
thus, disables color buffer operations (such as blending, dithering and logical operations)  
5 and updates.

The No\_Saved\_Color\_Buffer flag, if set, disables color output to the  
framebuffer 84G. The color values generated in the pixel block 84B are not to be saved in  
the framebuffer because there is no color buffer for this window in the framebuffer 84G.

9 The No\_Z\_Buffer, if set, indicates there is no depth buffer and, thus,  
disables all depth-buffer operations and updates.

The No\_Saved\_Z\_Buffer flag, if set, disables depth output to the  
framebuffer 84G. The depth values generated in the pixel block 84B are not to be saved in  
13 the framebuffer 84G because there is no depth buffer for this window in the framebuffer  
84G.

The No\_Stencil\_Buffer flag, if set, indicates there is no stencil buffer and,  
thus, disables all stencil operations and updates.

17 The No\_Saved\_Stencil\_Buffer flag, if set, disables stencil output to the  
framebuffer 84G. The stencil values generated in the pixel block 84B are not to be saved  
in the framebuffer 84G because there is no stencil buffer for this window in the  
framebuffer 84G.

21 The Stencil\_Mode flag, if set, indicates the stencil operations are on a per-  
sample basis (with 2 bits/sample, according to one embodiment) versus a per-pixel basis  
(with 8 bits per pixel, according to that embodiment).

The pixel block 84B processes depth values on a per-sample basis but  
25 outputs them on a pixel basis. The Depth\_Output\_Selection field determines how the pixel  
block 84B chooses the per-pixel depth value from amongst the per-sample depth values.

In one embodiment, the field values are FIRST, NEAREST and  
FARTHEST. FIRST directs the selection of the depth value of the sample numbered 0  
29 (that is, the first sample, in a zero-indexed counting schema) as the per-pixel depth value.  
NEAREST directs the selection of the depth value of the sample nearest the viewpoint as  
the per-pixel depth value. Similarly, FARTHEST directs the selection of the depth value  
of the sample farthest from the viewpoint as the per-pixel depth value.

1                   When a frame overflow has not occurred, the Color\_Output\_Selection field determines the criterion for combining the sample colors into pixels for color output. However, when a frame overflow does occur, the Color\_Output\_Overflow\_Selection field determines the criterion for combining the sample colors into pixels for color output. In  
 5 one embodiment, the Color\_Output\_Selection and Color\_Output\_Overflow\_Selection state parameters have a value of FIRST\_SAMPLE, WEIGHTED, DIRTY\_SAMPLES or MAJORITY. FIRST\_SAMPLE directs the selection of the color of the first sample as the per-pixel color value. WEIGHTED directs the selection of a weighted average of the  
 9 pixel's sample colors as the per-pixel color value. DIRTY\_SAMPLES directs the selection of the average color of the dirty samples, and MAJORITY directs the selection of (1) the average of the samples' source colors for dirty samples or (2) the average of the samples' buffer colors for non-dirty samples — whichever of the dirty samples and clean samples  
 13 groups is the more numerous.

                  The Vertical\_Pixel\_Count field specifies the number of pixels vertically across the window.

                  The StencilFirst field determines how the sample stencil values are  
 17 converted to the stencil value of the pixel. If StencilFirst is set, then the Pixel block assigns the stencil value of the sample numbered 0 (that is, the first sample, in a zero-indexed counting schema) as the per-pixel stencil value. Otherwise, majority rule is used in determining how the pixel stencil value gets updated and assigned.

21

#### **- The End\_Frame and Prefetch\_End\_Frame Packets**

                  End\_Frame and Prefetch\_End\_Frame indicate the end of a frame. The Prefetch\_End\_Frame packet is sent to the back-end prefetch queue and the End\_Frame  
 25 packet is placed in the VSP queue 240.

                  Table 2 describes the format in one embodiment of the End\_Frame and Prefetch\_End\_Frame packets. (The packet headers values differ, of course, in order to distinguish the two types of packets.) They contain a packet header, Interrupt\_Number,  
 29 Soft\_End\_Frame, Buffer\_Over\_Occurred fields.

                  The Interrupt\_Number is used by the back end 84C.

                  The SoftEndFrame and Buffer\_Over\_Occurred fields each independently indicates the splitting of a user frame into multiple frames. Software can cause an end of

1 frame without starting a new user frame by asserting Soft\_End\_Frame. The effect is exactly the same as with the Buffer\_Over\_Occurred field, which is set when the mode-extraction unit 843 overflows a memory 84D, 84E.

#### 5 - The Begin\_Tile and Prefetch\_Begin\_Tile Packets

Begin\_Tile and Prefetch\_Begin\_Tile packets indicate the end of the previous tile, if any, and the beginning of a new tile. Each pass through a tile begins with a Begin\_Tile packet. The sort block 844 outputs this packet type for every tile in a window  
9 that has some activity.

Table 5 describes the format, in one embodiment, of the Begin\_Tile and Prefetch\_Begin\_Tile packets. (The packet header values differ, of course, in order to distinguish the two types of packets.) They contain First\_Tile\_In\_Frame, Breakpoint\_Tile,  
13 Begin\_SuperTile, Tile\_Right, Tile\_Front, Tile\_Repeat, Tile\_Begin\_SubFrame and Write\_Tile\_ZS flags, as well as Tile\_X\_Location and Tile\_Y\_Location fields. The Begin\_Tile and Prefetch\_Begin\_Tile packets also contain Clear\_Color\_Value, Clear\_Depth\_Value, Clear\_Stencil\_Value, Backend\_Clear\_Color, Backend\_Clear\_Depth,  
17 Backend\_Clear\_Stencil and Overflow\_Frame fields. A description of the fields follows.

The First\_Tile\_In\_Frame flag indicates that the sort block 844 is sending the data for the first tile in the frame. (Performance counters for the frame can be initialized at this time.) If this tile has multiple passes, the First\_Tile\_In\_Frame flag is  
21 asserted only in the first pass.

Breakpoint\_Tile indicates the breakpoint mechanism for the pipeline 840 is activated.

Begin\_SuperTile indicates that the sort block 844 is sending the data for the  
25 first tile in a super-tile quad. (Performance counters related to the super-tile can be initialized at this time.)

(The pixel block 84B does not use the Tile\_Right, Tile\_Front, Tile\_Repeat, Tile\_Begin\_SubFrame and Write\_Tile\_ZS flags.)

29 Tile\_X\_Location and Tile\_Y\_Location specify the starting x and y locations, respectively, of the tile within the window. These parameters are specified as tile counts.

Clear\_Color\_Value, Clear\_Depth\_Value and Clear\_Stencil\_Value specify

- 1 the values the draw, z- and stencil buffer pixel samples receive on a respective clear operation. The Backend\_Clear\_Color, Backend\_Clear\_Depth and Backend\_Clear\_Stencil flags indicate whether the back-end block 84C is to clear the respective draw, z- and/or stencil buffers. When a flag is TRUE, the back end 84C does not read the respective
- 5 information from the framebuffer 84G. The pixel block 84B actually performs the clear operation.

Backend\_Clear\_Color indicates whether the pixel-out unit 280 is to clear the draw buffer. If this flag is set, the back end 84C does not read in the color buffer

9 values. Instead, the pixel-out unit 280 clears the color tile to Clear\_Color\_Value. Conversely, if the flag is not set, the back-end block 84C reads in the color buffer values.

The Backend\_Clear\_Depth field indicates whether the pixel-out unit 280 is to clear the z buffer. The pixel-out unit 280 initializes each pixel sample on the tile to the

13 Depth\_Clear\_Value before the pixel block 84B processes any geometry. If this bit is not set, the back-end block 84C reads in the z values from the framebuffer memory.

The Backend\_Clear\_Stencil field indicates the stencil-buffer bits that the pixel-out unit 280 is to clear. The back-end block 84C reads the stencil values from the

17 framebuffer memory of this flag is not set. The pixel-out unit 280 clears the stencil pixel buffer to the Clear\_Stencil\_Value.

The Overflow\_Frame flag indicates whether this tile is a result of an overflow in the mode-extraction block 843, that is to say, whether the current frame is a

21 continuation of the same user frame as the last frame. If this bit is set, Color\_Output\_Overflow\_Selection determines how the pixel-color value is output. If the flag is not set, Color\_Output\_Selection determines how the pixel-color value is output.

Tile\_Begin\_SubFrame is used to split the data within the tile into multiple

25 sub-frames. The data within each sub-frame may be iteratively processed by the pipeline for sorted transparency, anti-aliasing, or other multi-pass rendering operations.

#### - The Clear Packet

29 The Clear packet indicates that the pixel block 84B needs to clear a tile. This packet goes to the VSP queue 240.

Table 4 illustrates the format in one embodiment of a Clear packet. It contains Header, Mode\_Cache\_Index, Clear\_Color, Clear\_Depth, Clear\_Stencil,

- 1 Clear\_Color\_Value, Clear\_Depth\_Value and Clear\_Stencil\_Value fields.

Clear\_Color indicates whether the pixel block 84B is to clear the color buffer, setting all values to Clear\_Color\_Value or Clear\_Index\_Value, depending on whether the window is in indexed color mode.

- 5 Clear\_Depth and Clear\_Stencil indicate whether the pixel block 84B is to clear the depth and/or stencil buffer, setting values to Clear\_Depth\_Value and/or Clear\_Stencil\_Value, respectively.

## 9 - The Pixel-Mode Cache\_Fill Packet

- A pixel-mode Cache\_Fill packet contains the state information that may change on a per-object basis. While all the fields of an object-mode Cache\_Fill packet will seldom change with every object, any one of them can change depending on the object  
13 being rendered.

- Tables 6 and 7 illustrate the format and content in one embodiment of a pixel-mode Cache\_Fill packet. The packet contains Header, Mode\_Cache\_Index, Scissor\_Test\_Enabled,  $x_{\text{Scissor\_Min}}$ ,  $x_{\text{Scissor\_Max}}$ ,  $y_{\text{Scissor\_Min}}$ ,  $y_{\text{Scissor\_Max}}$ , Stipple\_Test\_Enabled,  
17 Function<sub>ALPHA</sub>, alpha<sub>REFERENCE</sub>, Alpha\_Test\_Enabled, Function<sub>COLOR</sub>, color<sub>MIN</sub>, color<sub>MAX</sub>, Color\_Test\_Enabled, stencil<sub>REFERENCE</sub>, Function<sub>STENCIL</sub>, Function<sub>DEPTH</sub>, mask<sub>STENCIL</sub>, Stencil\_Test\_Failure\_, Operation, Stencil\_Test\_Pass\_Z\_Test\_Failure\_Operation, Stencil\_and\_Z\_Tests\_Pass\_Operation, Stencil\_Test\_Enabled, write\_mask<sub>STENCIL</sub>,  
21 Z\_Test\_Enabled, Z\_Write\_Enabled, DrawStencil, write\_mask<sub>COLOR</sub>, Blending\_Enabled, Constant\_Color<sub>BLEND</sub>, Source\_Color\_Factor, Destination\_Color\_Factor, Source\_Alpha\_Factor, Destination\_Alpha\_Factor, Color\_LogicBlend\_Operation, Alpha\_LogicBlend\_Operation and Dithering\_Enabled fields. A description of the fields  
25 follows.

Mode\_Cache\_Index indicates the index of the entry in the mode cache 270 this packet's contents are to replace.

- Scissor\_Test\_Enabled, Stipple\_Test\_Enabled, Alpha\_Test\_Enabled,  
29 Color\_Test\_Enabled, Stencil\_Test\_Enabled and Z\_Test\_Enabled are the respective enable flags for the scissor, stipple, alpha, color, stencil and depth tests. Dithering\_Enabled enables the dithering function.

$x_{\text{Scissor\_Min}}$ ,  $x_{\text{Scissor\_Max}}$ ,  $y_{\text{Scissor\_Min}}$  and  $y_{\text{Scissor\_Max}}$  specify the left, right, top and

- 1 bottom edges, respectively, of the rectangular region of the scissor test.
- Function<sub>ALPHA</sub>, Function<sub>COLOR</sub>, Function<sub>STENCIL</sub> and Function<sub>DEPTH</sub> indicate the respective functions for the alpha, color, stencil and depth tests.
- alpha<sub>REFERENCE</sub> is the reference alpha value used in alpha test.
- 5 color<sub>MIN</sub> and color<sub>MAX</sub> are, respectively, the minimum inclusive and maximum inclusive values for the color key.
- stencil<sub>REFERENCE</sub> is the reference value used in The stencil test.
- mask<sub>STENCIL</sub> is the stencil mask to AND the reference and buffer sample
- 9 stencil values prior to testing.
- Stencil\_Test\_Failure\_Operation indicates the action to take on failure of the stencil test. Likewise, Stencil\_Test\_Pass\_Z\_Test\_Failure\_Operation indicates the action to take on passage of the stencil test and failure of the depth test and
- 13 Stencil\_and\_Z\_Tests\_Pass\_Operation the action to take on passage of both the stencil and depth tests.
- The write\_mask<sub>STENCIL</sub> field is the stencil mask for the stencil bits in the buffer that are updated.
- 17 Z\_Write\_Enabled is a Boolean value indicating whether writing and updating of the depth buffer is enabled.
- The DrawStencil field indicates that the pixel block 84B is to interpret the second data value from the Phong block 84A as stencil data.
- 21 write\_mask<sub>COLOR</sub> is the mask of bitplanes in the draw buffer that are enabled. In color-index mode, the low-order 8 bits are the IndexMask.
- Blending\_Enabled indicates whether blending is enabled. If blending is enabled , then logical operations are disabled.
- 25 Constant\_Color<sub>BLEND</sub> is the constant color for blending.
- The Source\_Color\_Factor and Destination\_Color\_Factor fields are, respectively, the multipliers for source-derived and destination-derived sample colors.
- Source\_Alpha\_Factor is the multiplier for sample alpha values, while
- 29 Destination\_Alpha\_Factor is a multiplier for sample alpha values already in the tile buffer.
- The Color\_LogicBlend\_Operation indicates the logic or blend operation for color values, and Alpha\_LogicBlend\_Operation indicates the logic or blend operation for alpha values.

### - The Stipple Cache\_Fill Packet

An next data structure is the stipple Cache\_Fill packet.

Table 10 illustrates the structure and content of a stipple Cache\_Fill packet according to one embodiment. The packet contains Stipple\_Cache\_Index and Stipple\_Pattern fields. The Stipple\_Cache\_Index field indicates which of the stipple cache's entries to replace. The Stipple\_Pattern field holds the stipple pattern.

In one embodiment, the stipple cache 260 has four entries, and thus the bit-size of the Stipple\_Cache\_Index is 2. (OpenGL sets the size of a stipple pattern to 1024 bits.)

### - The VSP Packet

Each visible stamp in a primitive has a corresponding VSP packet. Table 3 describes the format of a VSP packet according to one embodiment. It contains Mode\_Cache\_Index, Stipple\_Cache\_Index, Stamp\_X\_Index, Stamp\_Y\_Index, Sample\_Coverage\_Mask,  $Z_{REFERENCE}$ , DzDx, DzDy and Is\_MultiSample fields, a reference z value,  $Z_{REFERENCE}$ , and two depth slopes,  $\partial z/\partial x$  and  $\partial z/\partial y$ . A VSP also contains an Is\_MultiSample flag. A description of the fields follows.

A VSP packet contains indices for the mode and stipple cache entries in the mode and stipple caches 270, 260 that are currently active: Mode\_Cache\_Index and Stipple\_Cache\_Index. (The Phong block 84A separately supplies the color data for the VSP.)

In one embodiment, the stipple cache 270 has four entries, and thus the bit-size of the Stipple\_Cache\_Index field is two. The mode cache 260 has sixteen entries, and the bit-size of the Mode\_Cache\_Index field is four.

A VSP packet also contains Stamp\_X\_Index, Stamp\_Y\_Index and Is\_MultiSample values. The Stamp\_X\_Index indicates the x index within a tile, while the Stamp\_Y\_Index indicates the y index within the tile. The Is\_MultiSample flag indicates whether the rendering is anti-aliased or non anti-aliased. This allows programmatic control for primitive based anti-aliasing.

In one embodiment, sixty-four stamps compose a(n 8x8-stamp) tile. The bit sizes of the Stamp\_X\_Index and Stamp\_Y\_Index are thus three. With 16x16-pixel tiles

1 and 2x2-pixel stamps, for example, the stamp indices range from 0 to 7.

A VSP packet also contains the sample coverage mask for a VSP, Sample\_Coverage\_Mask. Each sample in a stamp has a corresponding bit in a coverage mask. All visible samples have their bits set in the Sample\_Coverage\_Mask.

5 In one embodiment, sixteen samples compose a stamp, and thus the bit size of the Sample\_Coverage\_Mask is sixteen.

The z value of all samples in a stamp are computed with respect to the  $Z_{\text{REFERENCE}}$  value, DzDx and DzDy.

9 In one embodiment, the  $Z_{\text{REFERENCE}}$  value is a signed fixed point value with 28 integer and 3 fractional bits (s28.3), and DzDx and DzDy are signed fixed point (s27) values. These bit precisions are adequate for resulting 24-bits-per-sample depth values.

The Is\_MultiSample flag indicates if the rendering is antialiased or non-  
13 antialiased. This field allows primitive-based anti-aliasing.

$Z_{\text{REFERENCE}}$ , DzDx and DzDy values are passed on to the mode-injection block 847 from the cull block 846. The mode-injection block 847 sends these down to the pixel block 84B. The Pixel Depth packets arriving from the Phong block 84A are written  
17 into the color queue 230.

#### **- Color Packet**

A Color packet gives the color values (that is to say, RGBA values) for a  
21 visible pixel in a stamp.

Table 8 illustrates the form and content of a Color packet according to one embodiment. Such a packet includes a Header and a Color field. In one embodiment, a color value has 32 bits distributed evenly over the red, green, blue and alpha values.

25

#### **- Depth/Stencil Information**

A Depth packet conveys per-pixel depth or stencil information. Table 9 illustrates the form and content of a Depth packet according to one embodiment. Such a  
29 packet contains Header and Z fields. In one embodiment, the Z field is a 24-bit value interpreted as fragment stencil or fragment depth, depending on the setting of the DrawStencil flag in the applicable pixel mode.



1

### - State Parameters

The pixel block **84B** maintains a number of state parameters that affect its operation. Tables 22 and 23 list the state parameters according to one embodiment. These state parameters correspond to their like-named packet fields. As such, the packet-field descriptions apply to the state parameters, and a repetition of the descriptions is omitted.

The exceptions are SampleLocations, SampleWeights, and EnableFlags. SampleLocations are the locations of the samples in the pixel specified on the 16x16 sub-pixel grid. Sample Weights are the fractional weights assigned to the samples. These weights are used in resolving the sample colors into pixel colors. An alternate embodiment could include these fields in some of the state packets (such as BeginFrame or BeginTile packet) to allow dynamic update of these parameters under software control for synchronous update with other processing.

The Enable\_Flags include the Alpha\_Test\_Enabled, Color\_Test\_Enabled, Stencil\_Test\_Enabled, Z\_Test\_Enabled, Scissor\_Test\_Enabled, Stipple\_Test\_Enabled, Blending\_Enabled and Dithering\_Enabled Boolean values.

17

### PROTOCOLS

The mode-injection and Phong blocks **847**, **84A** send input to the pixel block **84B** by writing packets into its input queues **210**. The pixel block **84B** also communicates with the back-end block **84C**, sending completed pixels to the framebuffer **84G** and reading pixels back from the framebuffer **84G** to blend with incoming fragments. (The pixel block **84B** sends and receives a tile's worth of pixels at a time.)

The functional units within the pixel block **84B** are described below. As color, alpha and stipple values are per-fragment data, the results of corresponding tests apply to all samples in the fragment. The same is true of the scissor test as well.

The pseudo-code for the data flow for one embodiment based on the per-fragment and per-sample computations is outlined below. This pseudo-code provides an overview of the operations of the pixel block **84B**. The pseudo-code includes specific assumptions such as the size of the sub-pixel grid, number of samples etc.. These and other fixed parameters are implementation dependent.

```

1
DoPixel(){
    for each stamp {
        for each pixel in the stamp {
5
            /* compute sample mask for pixel */
            mask_PIXEL = mask_SAMPLE & 0xF;
            mask_SAMPLE >>= 4;
9
            if (mask_PIXEL == 0)
                /* none of the samples is set */
                break;
13            else if (Scissor_Test_Enabled && (!Passes_Scissor_Test()))
                break;
            else if (Stipple_Test_Enabled && (!Passes_Stipple_Test()))
                break;
17            else if (Alpha_Test_Enabled && (!Passes_Alpha_Test()))
                break;
            else if (Color_Test_Enabled && (!Passes_Color_Test()))
                break;
21            else if (Stencil_Test_Enabled && !No_Stencil_Buffer) {
                if (Stencil_Mode) {
                    /* per-pixel stencil */
                    if (!Passes_Pixel_Stencil_Test()) {
25                        doPixel_Stencil_Test_Failed_Operation();
                        break;
                    } else {
                        Passes_Pixel_Z_Test();
29                    }
                } else {
                    /* per-sample stencil */
                    for each sample in the pixel {
33                        Is_Valid_Sample = mask_PIXEL & 0x1;
                        mask_PIXEL >>= 1;
                        if (Is_Valid_Sample) {
                            if (!Passes_Sample_Stencil_Test()) {
37                                doSample_Stencil_Test_Failed_Operation();
                                break;
                            } else if (Z_Test_Enabled
                                && (!Passes_Sample_Z_Test())) {
41                                doSampleStencil_Test_Passed_Z_Test_Failed_Operation();
                                } else {
                                    doSampleStencil_and_Z_Tests_Passe
45 d_Operation();
                                }
                            }
                        } /* for each sample in pixel */
49                    } else {
                        /* if (!Stencil_Test_Enabled || No_Stencil_Buffer)*/

```

```

1      doPixelDepthTest();
      }
    }
    /* for each pixel in stamp */
    /* for each stamp */
5  } /* DoPixel() */

doPixelDepthTest() {
9  boolean Is_First_Pass, Is_First_Fail;

    z_Pass_Count = z_Fail_Count = sample_number = 0;
    Is_First_Pass = Is_First_Failure = FALSE;
13
    for each sample {
        Is_Valid_Sample = mask_PIXEL & 0x1;
        mask_PIXEL >> 1;
17        sample_number++;
        if (Is_Valid_Sample) {
            if (Z_Test_Enabled && !No_Z_Buffer) {
                if (doSampleDepthTest()) {
21                    doBlendEtc();
                    Z_Pass_Count++;
                    if (sample_number == 1)
                        Is_First_Pass = TRUE;
25                } else {
                    Z_Fail_Count++;
                    if (sample_number == 1)
                        Is_First_Failure = TRUE;
29                }
            } else {
                doBlendEtc();
                Z_Pass_Count++;
33                if (sample_number == 1)
                    Is_First_Pass = TRUE;
            }
        }
    }
37
    if (Stencil_Test_Enabled && !No_Stencil_Buffer) {
        if (StencilFirst == 1) {
            if (Is_First_Pass)
41                doPixelStencil_and_Z_Tests_Passed_Operation();
            else if (Is_First_Failure)
                doPixelStencil_Test_Passed_Z_Test_Failed_Operation();
        } else {
45            if (z_Pass_Count >= z_Fail_Count)
                doPixelStencil_and_Z_Tests_Passed_Operation();
            else
                doPixelStencil_Test_Passed_Z_Test_Failed_Operation();
49        }
    }
} /* DoPixelDeptTest() */

```

```

1  boolean doSampleDepthTest() {
    if (!No_Z_Buffer) {
        doComputeDepth();
        if (!depthTest)
5         /* Compare z values according to depthFunc */
            return FALSE;
        else{
            set Z_Visible bit;
9         updateDepthBuffer();
            doBlendEtc();
            return TRUE;
        }
13     } else
        return TRUE;
    }

17  doComputeDepth(indexPIXEL, indexSAMPLE) {    //pixel and sample number
are known

21  /* sub-pixel units per pixel in the X axis in one embodiment */
#define SUBPIXELS_PER_PIXEL_IN_X 16

    /* bits to represent SUBPIXELS_PER_PIXEL_IN_X
25  #define SUBPIXEL_BIT_COUNTx      log2(SUBPIXELS_PER_PIXEL_IN_X)

    /* pixels per stamp in the X axis in one embodiment */
#define PIXELS_PER_STAMP_IN_X 2
29

    /* bits to represent PIXELS_PER_STAMP_IN_X */
#define PIXEL_BIT_COUNTx          log2(PIXELS_PER_STAMP_IN_X)

33  #define SUBPIXELS_PER_PIXEL_IN_Y 16
#define SUBPIXEL_BIT_COUNTy      log2(SUBPIXELS_PER_PIXEL_IN_Y)
#define PIXELS_PER_STAMP_IN_Y 2
#define PIXEL_BIT_COUNTy          log2(PIXELS_PER_STAMP_IN_Y)
37

    /* lower left of the pixel in sub-pixel units */
    indexx = (indexPIXEL & PIXEL_BIT_COUNTx) << SUBPIXEL_BIT_COUNTx;
    indexy = ((indexPIXEL >> PIXEL_BIT_COUNTx) & PIXEL_BIT_COUNTy)
41     << SUBPIXEL_BIT_COUNTy;
    if (!Is_MultiSample) {
        /* in aliased mode, the sample position is at the center
of the pixel */
45         /* account for ZREFERENCE at the center of stamp */
            dx = indexx - 8;
            dy = indexy - 8;
        } else {
49         dx = indexx + sampleX[indexSAMPLE] - 16;
            dy = indexy + sampleY[indexSAMPLE] - 16;
        }
        ZSAMPLE = ZREFERENCE + dZdX * dx + dZdY * dy;

```

1 }

### - Input Queuing and Filtering

5           The mode-injection and Phong blocks **847** and **84A** place the data packets in the input FIFOs **210**. The data from the Phong block **84A** is placed in the fragment color queue **230**. For the input packets received from the mode-injection block **847**, the input filter **220** looks at the packet header and determines whether the packet is to be passed  
9 through to the back-end block **84C**, placed in the VSP queue **240**, sent to the pixel-out unit **280** or some combination of the three. The pipeline may stall if a packet (bound for the back-end block **84C**, VSP queue **240**, color queue **230** or the pixel-out input queue) can not be delivered due to insufficient room in the destination queue.

13           In one embodiment, the VSP queue **240** and the color queue **230** are a series of fixed size records (150 records of 128 bits each for the VSP queue **240** and 128 records of 34 bits each for the color queue **230**). The packets received occupy integer number of records. The number of records a packet occupies in a queue depends on its  
17 type and, thus, its size.

          The pixel block **84B** maintains a write pointer and a read pointer for each queue **230**, **240** and writes packets bound for a queue into the queue, starting at the record indexed by the write pointer. The pixel block **84B** appropriately increments the write  
21 pointer, depending on the number of records the packet occupies and accounting for circular queues. If after incrementing a queue write pointer, the pixel block **84B** determines that the value held by the write pointer equals that held by the read pointer, it sets the queue's status to "full."

25           The block **84B** retrieves packets from the record indexed by the read pointer and appropriately increments the read pointer, based on the packet type and accounting for circular queues. If after incrementing a queue's read pointer, the pixel block **84B** determines the value held by the read pointer equals that held by the write pointer, it sets  
29 the input queue's status to "empty."

          Subsequent read and write operations on a queue reset the full and empty status bits appropriately.

1

### - Input Processing

The pixel block input processor 290 retrieves packets from the VSP and color queues 240 and 230. The input processor 290 stalls if a queue is empty. All packets  
 5 are processed in the order received. (The VSP queue 240 does not hold only VSP packets but other input packets from the mode-injection block 847 as well — Begin\_Tile, Begin\_Frame and pixel-mode Stipple packets, for example.)

Before processing a VSP record from the queue 240, the input processor  
 9 290 checks to see if it can read the fragment colors (and/or depth/stencil data) corresponding to the VSP record from the color queue 230. If the queue 230 has not yet received the data from the Phong block 847, the input processor 290 stalls until it can read all the color fragments for the VSP record.

Once the required data from the Phong block 84A is received, the input  
 13 processor 290 starts processing the records in the input queue 240 in order. For each VSP record, it retrieves the color and mode information as needed and passes it on to the pixel pipeline 2M0. If the input processor 290 encounters a pixel-mode or stipple Cache\_Fill  
 17 packet, it uses the cache index supplied with the packet to copy it into the appropriate cache entry.

### - Scissor Test

The scissor-test unit 2A0 performs the scissor test, the elimination of pixel  
 21 fragments that fall outside a specified rectangular area. The scissor rectangle is specified in window coordinates with pixel (rather than sub-pixel) resolution. The scissor-test unit 2A0 uses the tile and stamp locations forwarded by the input processor 290 to determine if a  
 25 fragment is outside the scissor window. The pseudo-code of the logic is given below:

```

boolean Is_valid_Fragment;
boolean Passes_Scissor_Test() {
29   if (Scissor_Test_Enabled) {
       x_WINDOW = Tile_X_Location + 2 * Stamp_X_Index
               + index_PIXEL & 0x1;
       y_WINDOW = Tile_Y_Location + 2 * Stamp_Y_Index
               + (index_PIXEL >> 1) & 0x1;
33   Is_Valid_Fragment = (x_WINDOW >= x_SCISSOR_MIN) &&
                       (x_WINDOW <= x_SCISSOR_MAX) &&

```

```

1                                     (YWINDOW >= YSCISSOR_MIN) &&
                                     (YWINDOW <= YSCISSOR_MAX) ;
        return Is_Valid_Fragment;
    } else {
5        return TRUE;
    }
}

```

9 where  $x_{SCISSOR\_MAX}$ ,  $x_{SCISSOR\_MIN}$ ,  $y_{SCISSOR\_MAX}$  and  $y_{SCISSOR\_MIN}$  are the maximum and minimum x values and the maximum and minimum y values for valid pixels.

The pixel block 84B discards the fragment if Is\_Valid\_Fragment is false. Otherwise it passes the fragment on to the next stage of the pipeline. The scissor-test unit

13 2A0 also sends the ( $x_{WINDOW}$ ,  $y_{WINDOW}$ ) window coordinates to the stipple-test unit 2B0.

This test is done on a per-pixel basis.

#### - Stipple Test

17 The stipple-test unit 2B0 performs the stipple test if the Stipple\_Test\_Enabled flag is set (that is to say, is TRUE). Otherwise, the unit 2B0 passes the fragment on to the next stage of the pipeline.

The stipple-test unit 2B0 uses the following logic:

```

21
boolean Is_Valid_Fragment;
boolean Passes_Stipple_Test() {
    if (Stipple_Test_Enabled) {
25        /* OpenGL uses 32x32 stipple patterns
           with each bit representing a pixel.*/
        stipple_X_index = (xWINDOW & 0x1F);
        stipple_Y_index = (yWINDOW & 0x1F);
29        Is_Valid_Fragment = stipple[stipple_Y_index,
                                   stipple_X_index] == 1;

        return Is_Valid_Fragment;
    } else {
33        return TRUE;
    }
}

```

37 The stipple-test unit uses the coordinates (stipple\_X\_index, stipple\_Y\_index) to retrieve the stipple bit for the given pixel. If the stipple bit at (stipple\_X\_index, stipple\_Y\_index) is not set (that is to say, is FALSE), the stipple test fails, and the pixel block 84B discards the fragment.

1       The stipple test is a per-fragment operation.

#### - Alpha Test

5       The alpha-test unit 2C0 keeps or discards an incoming fragment based on its  
alpha values. The unit 2C0 tests the opacity of the fragment with respect to a reference  
value,  $\alpha_{\text{Reference}}$ , according to a specified alpha test function,  $\text{Function}_{\text{ALPHA}}$ . (Table 11  
shows the values for  $\text{Function}_{\text{ALPHA}}$  and the associated comparisons according to one  
embodiment.) If the fragment fails, the alpha-test unit 2C0 discards it. If it passes, the unit  
9   2C0 sends it on to the next stage in the pipeline.

The alpha-test unit 2B0 uses the following logic:

```

boolean Passes_Alpha_Test() {
13   if (Alpha_Test_Enabled) {
       case (FunctionALPHA) {
           switch NEVER:    return FALSE;
           switch LESS:     return A < alphaReference;
17           switch EQUAL:  return A == alphaReference;
           switch LEQUAL:  return A <= alphaReference;
           switch GREATER: return A > alphaReference;
           switch NEQUAL:  return A != alphaReference;
21           switch GEQUAL: return A >= alphaReference;
           otherwise:      return TRUE;
       }
       } else {
25         return TRUE;
       }
   }

```

29       The alpha test is enabled if the Alpha\_Test\_Enabled flag is set. If the alpha  
test is disabled, all fragments are passed through. This test applies in RGBA-color mode  
only. It is bypassed in color-index mode.

Alpha test is a per-fragment operation.

33

#### - Color Test

Unlike the alpha-test unit and its single reference-value test, the color-test  
unit 2D0 compares a fragment's RGB value with a range of color values via the keys  
37  $\text{color}_{\text{MIN}}$  and  $\text{color}_{\text{MAX}}$ . (The color keys are inclusive of the minimum and maximum  
values.) If the fragment fails the color test, the unit 2D0 discards it. Otherwise, the unit



1 2D0 passes it down to the next stage in the pipeline.

The color-test unit 2B0 uses the following logic:

```

boolean Passes_Color_Test() {
5   if (Color_Test_Enabled) {
        switch (Function_COLOR) {
            case NEVER:    return FALSE;
            case LESS:     return C < color_MIN;
9           case EQUAL:    return (C >= color_MIN)
                                & (C <= color_MAX);
            case LEQUAL:   return C <= color_MAX;
            case GREATER:  return C > color_MAX;
13          case NEQUAL:   return (C < color_MIN)
                                | (C > color_MAX);
            case GEQUAL:   return C >= color_MIN;
            otherwise:     return TRUE;
17          }
        } else {
            return TRUE;
        }
21 }

```

Table 12 shows the values for Function\_COLOR and the associated comparisons according to one embodiment. Function\_COLOR is implemented such that the minimum and maximum inclusiveness in the color keys is accounted for appropriately.

The color test is bypassed if the Color\_Test\_Enabled flag is not set.

The color test is applied in RGBA mode only. In the color-index mode, it is bypassed. The color-test unit 2D0 applies the color test to each of the R, G and B channels separately. The test results for all the channels are logically ANDed. That is to say, the fragment passes the color test passes only if it passes for every one of the channels.

The color test is a per-fragment operation.

### 33 - Stencil/Z Test

While the alpha and color tests operate only on fragments passing through the pipeline stages, the stencil test uses the stencil buffer 2I0 to operate on a sample or a fragment. The stencil-test unit 2E0 compares the reference stencil value, stencil<sub>Reference</sub>, with what is already in the stencil buffer 2I0 at that location. The unit 2E0 bitwise ANDs both the stencil<sub>Reference</sub> and the stencil buffer values with the stencil mask, mask<sub>STENCIL</sub>, before invoking the comparison specified by Function\_STENCIL.

1                   In one embodiment, the Function<sub>STENCIL</sub> state parameter specifies comparisons parallel to those of Function<sub>ALPHA</sub> and Function<sub>COLOR</sub>.

                  If the stencil test fails, the sample is discarded and the stored stencil value is modified according to the Stencil\_Test\_Failed\_Operation state parameter.

5                   If the stencil test passes, the sample is subjected to a depth test. If the depth test fails, the stored stencil value is modified according to the Stencil\_Test\_Passed\_Z\_Test\_Failed\_Operation state parameter.

                  If both the stencil and depth tests pass, the stored stencil value is modified according to the Stencil\_and\_Z\_Tests\_Passed\_Operation state parameter.

9                   Table 13 shows the values for the Stencil\_Test\_Failed\_Operation, Stencil\_Test\_Passed\_Z\_Test\_Failed\_Operation and Stencil\_and\_Z\_Tests\_Passed\_Operation state parameters and their associated functions according to one embodiment.

                  The unit 2E0 masks the stencil bits with the write\_mask<sub>STENCIL</sub> state parameter before writing them into the sample tile buffers. The major difference between pixel and sample stencil operations lies in how the stencil value is retrieved from and written into the tile buffer. The write\_mask<sub>STENCIL</sub> state parameter differs from mask<sub>STENCIL</sub> in that mask<sub>STENCIL</sub> affects the stencil values used in the stencil test, whereas write\_mask<sub>STENCIL</sub> affects the bitplanes to be updated.

                  Considering the overview pseudo-code given above, the following pseudo-code further describes the logic of the stencil-test unit 2E0:

```

25     boolean Passes_Stencil_Test() {
        boolean Is_Valid;

        if (No_Stencil_Buffer) {
              return TRUE;
        } else if (Stencil_Test_Enabled) {
29       Set_Stencil_Buffer_Pointer(pointer);
            source = (*pointer) & maskSTENCIL;
            reference = stencilREFERENCE & maskSTENCIL;
            switch(FunctionSTENCIL) {
33           case NEVER:       Is_Valid = FALSE;
                                break;

                case LESS:     Is_Valid = source < reference;
37                            break;

```

```

1          case EQUAL:      Is_Valid = (source == reference);
                             break;

5          case LEQUAL:     Is_Valid = source <= reference;
                             break;

9          case GREATER:    Is_Valid = source > reference;
                             break;

13         case NEQUAL:     Is_Valid = (source < reference)
                             | (source > reference);
                             break;

17         case GEQUAL:     Is_Valid = source >= reference;
                             break;

17         case ALWAYS:
           otherwise:       Is_Valid = TRUE;

21         }
           return (Is_Valid);
       } else
           return TRUE;
   }

25 doStencil_Test_Failed_Operation () {
       switch (Stencil_Test_Failed_Operation) {
29         case ZERO:        value = 0;
                             break;

                             case MAX_VALUE: value = (Stencil_Mode ? 255 : 3);
                             break;

33         case REPLACE:     value = stencilReference;
                             break;

37         case INCR:        value = (*pointer)++;
                             break;

41         case DECR:        value = (*pointer)--;
                             break;

                             case INCRSAT:  if ((value = (*pointer)++) >
45                                         (Stencil_Mode ? 255 : 3)) {
                                             value = (Stencil_Mode ? 255 : 3);
                                         }
                             break;

49         case DECRSAT:     if ((value = (*pointer)-- ) < 0) {
                             value = 0;
                             break;

```

```

1          case INVERT:      value = ~(*pointer);
                             break;

                             case KEEP:
5          otherwise:
                             value = *pointer;
                             }

9          if (!No_Saved_Stencil_Buffer) {
                /* write stencil tile */
                *pointer = value & write_mask_STENCIL;
                }
13     }

doStencil_Test_Passed_Z_Test_Failed_Operation () {
    switch (Stencil_Test_Passed_Z_Test_Failed_Operation) {
17    /* same logic as the switch(){} in
        Stencil_Test_Passed_Operation() */
        }

21    if (!No_Save_Stencil_Buffer) {
            /* write stencil tile */
            *pointer = value & write_mask_STENCIL;
            }
25    }

doStencil_and_Z_Tests_Passed_Operation () {
    switch (Stencil_and_Z_Tests_Passed_Operation) {
29    /* same logic as the switch(){} in
        Stencil_Test_Passed_Operation() */
        }

33    if (!No_Save_Stencil_Buffer) {
            /* write stencil tile */
            *pointer = value & write_mask_STENCIL;
            }
37    }

```

The state parameter Stencil\_Mode from a Begin\_Frame packet specifies whether the stencil test and save are per-pixel or per-sample operations and, thus, specifies

41 the number of bits involved in the operations (in one embodiment, 2 or 8 bits).

When Stencil\_Mode is TRUE, the stencil operations are per pixel, but the depth testing is per sample. For a given pixel, some of the samples may pass the depth test and some may fail the depth test. In such cases, the state parameter StencilFirst from

45 BeginFrame packet determines which of the stencil update operations is carried out. If StencilFirst is TRUE, then depth-test result for the first sample in the pixel determines

- 1 which of the Stencil\_and\_Z\_Tests\_Passed\_Operation and  
 Stencil\_Test\_Passed\_Z\_Test\_Failed\_Operation is invoked. Otherwise majority rule is used  
 to decide the update operation. The overview pseudo-code for pixel-block data flow  
 outlines the interaction between the stencil- and the depth-testing operations.
- 5 The stencil test is enabled with the Stencil\_Test\_Enabled flag. The  
 No\_Stencil\_Buffer flag passed down with the Begin\_Frame packet also affects the behavior  
 of the test. Table 16 shows the actions of the stencil-test unit 2E0 based on the settings of  
 Stencil\_Test\_Enabled, No\_Stencil\_Buffer and No\_Saved\_Stencil\_Buffer flags. As Table  
 9 16 shows, the No\_Stencil\_Buffer flag overrides other stencil-related rendering state  
 parameters.

The stencil test can be performed on a per-fragment or per-pixel basis.

### 13 -- DrawStencil Functionality

- Under certain circumstances, the pixel block 84B may receive a per-pixel  
 stencil value from the Phong block 84A. The pixel block 84B treats this per-pixel stencil  
 value in a manner similar to the stencil reference value, stencil<sub>Reference</sub>. If the Stencil\_Mode  
 17 state parameter specifies per-sample operations, the pixel block unit 84B uses the stencil  
 value from the Phong block 84A for all samples of the fragment.

- For example, if an application 8211 seeks to copy pixel rectangle into the  
 stencil buffer and per-sample operations are 8-bit operations, the stencil state parameters are  
 21 set as follows:

	DrawStencil	TRUE
	Stencil_Test_Enabled	TRUE
25	Function <sub>STENCIL</sub>	ALWAYS
	mask <sub>STENCIL</sub>	0xff
	write_mask <sub>STENCIL</sub>	0xff
	Stencil_Test_Failed_Operation	REPLACE
29	Stencil_Test_Passed_Z_Test_Failed_Operation	REPLACE
	Stencil_and_Z_Tests_Passed_Operation	REPLACE
	No_Stencil_Buffer	FALSE
	No_Saved_Stencil_Buffer	FALSE

1	Stencil_Mode	TRUE (Per-Pixel Operation)
---	--------------	----------------------------

### - Depth Test

The depth buffer-test unit 2E0 compares a sample's z value with that stored  
5 in the z-buffer 2I0 and discards the sample if the depth comparison fails.

If the depth test passes and Z\_Write\_Enabled is TRUE, the depth-test unit 2E0 assigns the buffer at the sample's location the sample Z value clamped to the range [0, 2<sup>Z\_VALUE\_BIT\_COUNT</sup> - 1]. (In one embodiment, Z values are 24-bit values, and thus Z\_VALUE\_BIT\_COUNT is set to 24.) The unit 2E0 updates the stencil buffer value according to the Stencil\_and\_Z\_Tests\_Passed\_Operation state parameter. The unit 2E0 passes the sample on to the blend unit.

If the depth test fails, the unit 2E0 discards the fragment and updates the stencil value at the sample's location according to the Stencil Test Passed Z Test Failed Operation state parameter.

Considering the overview pseudo-code given above, the following pseudo-code further describes the logic of the depth-test unit 2E0 and the interaction between  
17 depth-testing and stencil operations.

```

boolean Passes_Z_Test() {
    boolean Is_Valid;

21     if (No_Z_Buffer) {
        return TRUE;
    } else if (Z_Test_Enabled) {
25         Set_Z_Buffer_Pointer(pointer);
        destination = *pointer;
        switch(FunctionDEPTH) {
29             case LESS: Is_Valid = Z < destination;
                        break;

                        case GREATER: Is_Valid = Z > destination;
                                    break;

33             case EQUAL: Is_Valid = (Z == destination);
                        break;

37             case NEQUAL: Is_Valid = (Z>destination) | (Z<destination);
                        break;

                        case LEQUAL: Is_Valid = Z <= destination;
31                             break;

```

```

1      case GEQUAL: Is_Valid = (Z >= destination);
           break;

5      case NEVER:  Is_Valid = FALSE;
           break;

           case ALWAYS:
13      otherwise:   Is_Valid = TRUE;
           }
           return (Is_Valid);
           } else
13      return TRUE;
           }

```

Five state parameters affect the depth-related operations in the pixel block 84B, namely, Z\_Test\_Enabled, Z\_Write\_Enabled, No\_Z\_Buffer, Function<sub>DEPTH</sub> and No\_Saved\_Z\_Buffer. An pixel-mode Cache\_Fill packet supplies the current values of the Function<sub>DEPTH</sub>, Z\_Test\_Enabled and Z\_Write\_Enabled state parameters, while the Begin\_Frame packet supplies the current values of the No\_Z\_Buffer and No\_Saved\_Z\_Buffer state parameters.

The Z\_Test\_Enabled flag disables the comparison. With depth testing disabled, the unit 2E0 bypasses the depth comparison and any subsequent updates to the depth-buffer value and passes the fragment on to the next operation. The stencil value, however, is modified as if the depth test passed.

Table 14 further describes the interaction of the four parameters, Z\_Test\_Enabled, Z\_Write\_Enabled, No\_Z\_Buffer and No\_Saved\_Z\_Buffer. As mentioned elsewhere herein, the depth-buffer operations happen only if No\_Z\_Buffer is FALSE.

The depth test is a per-sample operation. In the aliased mode (Is\_MultiSample is FALSE), the depth values are computed at the center of the fragment and assigned to each sample in the fragment. The cull block 846 appropriately generates the sample coverage mask so that, in the aliased mode, all samples are either on or off depending on whether the pixel center is included in the primitive or not.

1

**-- Z\_Visible**

The pixel block 84B internally maintains a software-accessible register 2N0, the Z\_Visible register 2N0. The block 84B clears this register 2N0 on encountering a  
 5 Begin\_Frame packet. The block 84B sets its value when it encounters the first visible sample of an object and clears it on read.

**- Blending**

9 Blending combines a sample's R, G, B and A values with the R, G, B and A values stored at the sample's location in the framebuffer 84G. The blended color is computed as:

$$13 \quad (\text{Function}_{\text{BLEND}}) (\text{Source\_Color\_Factor} * \text{Color}_{\text{SOURCE}}, \\ \text{Destination\_Color\_Factor} * \text{Color}_{\text{DESTINATION}})$$

where  $\text{Function}_{\text{BLEND}}$  is a state parameter specifying what operation to apply to the two products, and  $\text{Source\_Color\_Factor}$  and  $\text{Destination\_Color\_Factor}$  are state parameters  
 17 affecting the color-blending operation. (The sample is the "source" and the framebuffer the "destination.")

Table 18 gives values in one embodiment for  $\text{Function}_{\text{BLEND}}(x, y)$ . The function options include addition, subtraction, reverse subtraction, minimum and  
 21 maximum.

$\text{Source\_Color\_Factor}$  specifies the multiplicand for the sample color-value multiplication, while  $\text{Destination\_Color\_Factor}$  specifies the multiplicand for the framebuffer color-value multiplication. Table 17 gives values in one embodiment for the  
 25  $\text{Source\_Color\_Factor}$  and  $\text{Destination\_Color\_Factor}$  state parameters. (The subscript "S" and "D" terms in Table 17 are abbreviations for "SOURCE" and "DESTINATION." The "f" term in Table 17 is an abbreviation for " $\text{MINIMUM}(A_{\text{SOURCE}}, 1 - A_{\text{DESTINATION}})$ .")

The color and alpha results are clamped in the range  
 29  $[0, 2^{\text{COLOR\_VALUE\_BIT\_COUNT}} - 1]$ . In one embodiment, color and alpha values are 8-bit values, and thus  $\text{COLOR\_VALUE\_BIT\_COUNT}$  is 8.

The  $\text{Blending\_Enabled}$  state parameter enables blending, and blending is enabled only in RGBA-color mode. The  $\text{Blending\_Enabled}$  value comes from a pixel-



1 mode packet.

The write\_mask<sub>RGBA</sub> state parameter determines which bitplanes of the red, green, blue and alpha channels are updated.

The No\_Color\_Buffer and No\_Saved\_Color\_Buffer state parameters also  
5 affect the blending operation. Their current values are from a Begin\_Frame packet.

Table 15 illustrates the effect of these state parameters on blending in the pipeline.

Alpha values are processed similarly. The Source\_Alpha\_Factor,  
9 Destination\_Alpha\_Factor and Function<sub>ALPHA</sub> state parameters control alpha blending. The Function<sub>ALPHA</sub> is similar to Function<sub>COLOR</sub>, in one embodiment taking the same set of values. Source\_Alpha\_Factor specifies the multiplicand for the sample alpha-value multiplication, while Destination\_Alpha\_Factor specifies the multiplicand for the framebuffer alpha-value  
13 multiplication. Table 19 lists the possible values in one embodiment for Source\_Alpha\_Factor and Destination\_Alpha\_Factor. (The subscript "S" and "D" terms in Table 19 are abbreviations for "SOURCE" and "DESTINATION.")

The sample buffer color and alpha are updated with the new values. The  
17 dirty bit for this sample is also set.

The pipeline 840 generates colors and alphas on a per-fragment basis. For blending, the same source color and alpha apply to all covered samples within the fragment.

Either the blend operation or the logical operations can be active at any  
21 given time but not both. Also, although OpenGL allows both logical operations and blending to be disabled, the practical effect is the same as if the source values are written into the destination.

## 25 - Dithering

The pipeline 840 incorporates dithering via three M x M dither matrices, Red\_Dither, Green\_Dither and Blue\_Dither, corresponding to the dithering of each of the red, green and blue components, respectively. The low log<sub>2</sub> M bits of the pixel coordinate  
29 (x<sub>WINDOW</sub>, y<sub>WINDOW</sub>) index into each color-component dither matrix. The indexed matrix element is added to the blended color value. The computed red, green and blue values are truncated to the desired number of bits on output.

(Dithering does not alter the alpha values.)

1           The following pseudo-code outlines the processing:

```

m_int Red_Dither[M, M];
m_int Green_Dither[M, M];
5 m_int Blue_Dither[M, M];

#define mask      (M - 1)

9 x_DITHER = x_WINDOW & mask;
  y_DITHER = y_WINDOW & mask;
  red += Red_Dither[x_DITHER, y_DITHER];
  green += Green_Dither[x_DITHER, y_DITHER];
13 blue += Blue_Dither[x_DITHER, y_DITHER];

```

The Dithering\_Enabled state parameter enables the dithering of blended colors. Therefore, if blending is disabled, dithering is disabled as well. Since blending is disabled in color-index mode, dithering is also disabled in color-index mode. Table 20 illustrates the effects of the Dithering\_Enabled and Blending\_Enabled flags.

The specifics of one embodiment are as follow: The rendering pipeline 840 has 8 bits for each color component. The output pixel formats may need to be dithered down to as little as 4 bits per color component. The matrices size M is then 4, and each matrix element is an unsigned 4-bit integer.

In most cases, having one dither matrix applied to all color components may be adequate. However, in some cases, such as converting from RGB888 to RGB565 formats, separate dither matrices for the red, green and blue channels may be desirable. For this reason, the pipeline 840 uses separate dither matrices for red, green and blue components.

Four-bit elements suffice to dither the 8-bit color component values down to 4 bits per color component. If the target pixel format has fewer bits per color channel, dither elements may need more bits.

In one embodiment, the dither matrices are programmable with zero as the default value for all elements. (This disables dithering.) The responsibility then falls on the using software 8211 to appropriately load these matrices.

1                   The described framework will suffice for most applications. Dithering is a per-fragment operation.

#### - Logical Operations

5                   Like the blend unit 2F0, the logical-operations unit 2H0 computes a new color value based on the incoming value and the value stored in the framebuffer 84G. Logical operations for each color component value (red, green, blue and alpha) are independent of each other. Table 21 shows the available logical operations in one  
9   embodiment. (The "s" and "d" terms in Table 21 are abbreviations for "SOURCE" and "DESTINATION.")

                  Logical operations are enabled if blending is disabled, that is to say, if Blending\_Enabled is FALSE. Unlike blending, the logical operations may be invoked in  
13   color-index as well as RGBA mode, and the dithering does not apply if logical operations are enabled.

#### - Tile Input and Output

17                  The pixel-out unit 280 prepares tiles for output by the back end 84C and for rendering by the pixel block 84B. In preparing tiles for output, the pixel-out unit 280 performs sample-to-pixel resolution on the color, depth and stencil values, as well as pixel-format conversion as needed. In preparing tiles for rendering, the pixel-out unit 280 gets  
21   the pixel color, depth and stencil values from the back-end block 84C and does format conversion from the input pixel format (specified by the Pixel\_Format state parameter) to the output pixel format (in one embodiment, RGBA8888) before the start of geometry rendering on the tiles.

25                  The pixel-out unit 280 also performs clears.

                  FIG. 5 is a block diagram of the pixel-out unit 280. The pixel-out unit 280 includes stencil-out, depth-out and color-out units 282, 284 and 286 receiving input from the sample stencil, depth and color buffers 2I1,2I2 and 2J0, respectively. The stencil-out  
29   and depth-out units 282 and 284 both output to the per-pixel tile buffers 2K0. The color-out unit 286 outputs to a format converter 287 that itself outputs to the buffers 2K0.

                  The pixel-out unit 280 also includes clear-stencil, clear-depth and clear-color units 281, 283 and 285, all receiving input from the tile buffers 2K0. The clear units

1 implement single-clock flash clear. The communication between clear units and the input  
units (for example the clear\_stencil 281 and stencil-in unit 288) happens via a handshake.  
The clear-color unit 285 signals the format converter unit 28A that itself outputs to a color-  
in unit 28B. The stencil-in, depth-in and color-in units 288, 289 and 28B output to the  
5 sample stencil, depth and color buffers 2I1, 2I2 and 2J0, respectively.

The stencil-out, depth-out and color-out blocks 282, 284 and 286 convert  
from sample values to, respectively, pixel stencil, depth and color values as described  
herein. The stencil-in, depth-in and color-in blocks 288, 289 and 28B convert from pixel to  
9 sample values. The format converters 287 and 28A convert between the output pixel  
format (RGBA8888, in one embodiment) and the input pixel format (specified by the  
Pixel\_Format state parameter, in one embodiment.)

### 13 -- Tile Input

A set of per-pixel tile staging buffers 2K0a, 2K0b, 2K0c, . . . , (generically  
and individually, 2K0 $\alpha$ , and, collectively, 2K0) exists between the pixel-out block 280 and  
the back-end block 84C. Each of these buffers 2K0 has three associated state bits (Empty,  
17 BackEnd\_Done and Pixel\_Done) that regulate (or simulate) the handshake between the  
pixel-out and back-end blocks 280, 84C for the use of these buffers 2K0. Both the back-  
end and the pixel-out units 84C, 280 maintain respective current input and output buffer  
pointers indicating the staging buffer 2K0 $\alpha$  from which the respective unit is reading or to  
21 which the respective unit is writing.

The pixel block 84B and the pixel-out unit 280 initiate and complete tile  
output using a handshake protocol. When rendering to a tile is completed, the pixel block  
84B signals the pixel-out unit 280 to output the tile. The pixel-out unit 280 sends color, z  
25 and stencil values to the pixel buffers 2K0 for transfer by the back end 84C to the  
framebuffer 84G. The framebuffer 84G stores the color and z values for each pixel, while  
the pixel block 84B maintains values for each sample. (Stencil values for both framebuffer  
84G and the pixel block 84B are stored identically.) The pixel-out unit 280 chooses which  
29 values to store in the framebuffer 84G.

In preparing the tiles for rendering by the pixel block 84B, the back-end  
block 84C takes the next Empty buffer 2K0 $\alpha$  (clearing its Empty bit), step 1105, and reads  
in the data from the framebuffer memory 84G as needed, as determined by its

- 1 Backend\_Clear\_Color, Backend\_Clear\_Depth and Backend\_Clear\_Stencil state parameters set by a Begin\_Tile packet, step 1110. (The back-end block 84C either reads into or clears a set of bitplanes.) After the back-end block 84C finishes reading in the tile, it sets the Backend\_Done bit, step 1115.
- 5                   The input filter 220 initiates tile preparation using a sequence of commands to the pixel-out unit 280. This command sequences is typically: Begin\_Tile, Begin\_Tile, Begin\_Tile . . . . Each Begin\_Tile signals the pixel-out unit 280 to find the next Backend\_Done pixel buffer. The pixel-out unit 280 looks at the Backend\_Done bit of the
- 9 input tile buffer 2K0 $\alpha$ , step 1205. If the Backend\_Done bit is not set, step 1210, the pixel-out unit 280 stalls, step 1220. Otherwise, it clears the Backend\_Done bit, clears the color, depth and/or stencil bitplanes (as needed) in the pixel tile buffer 2K0 $\alpha$  and appropriately transfers the pixel tile buffer 2K0 $\alpha$  to the tile sample buffers 2I1,2I2 and 2J0, step 1215.
- 13 When done, the pixel block 240 marks the sample tile buffer as ready for rendering (sets the Pixel\_Done bit).

#### — Tile Output

- 17                   On output, the pixel-out unit 280 resolves the samples in the rendered tile into pixels in the pixel tile buffers 2K0. The pixel-out unit 280 traverses the pixel buffers 2K0 in order and emits a rendered sample tile to the same pixel buffer 2K0 $\alpha$  whence it came. After completing the tile output to the pixel tile buffer 2K0 $\alpha$ , the pixel-out unit 280
- 21 sets the Pixel\_Done bit.

- On observing a set Pixel\_Done bit, step 1125, the back-end block 84C sets its current input pointer to the associated pixel tile buffer 2K0 $\alpha$ , clears the Pixel\_Done bit (step 1130) and transfers the tile buffer 2K0 $\alpha$  to the framebuffer memory 84G. After
- 25 completing the transfer, the back-end block 84C sets the Empty bit on the buffer 2K0 $\alpha$ , step 1135.

#### — Depth Output

- 29                   The pixel-out unit 280 sends depth values to the pixel buffer 2K0 $\alpha$  if the corresponding Begin\_Frame packet has cleared the No\_Saved\_Depth\_Buffer state parameter. The Depth\_Output\_Selection state parameter determines the selection of the sample's z value. The following pseudo-code illustrates the effect of the

1 Depth\_Output\_Selection state parameter:

```

    int SAMPLES_PER_PIXEL = 4;
    int sorted_sample_depths[SAMPLES_PER_PIXEL];
5
    if (Depth_Output_Selection == FIRST) {
        /* first sample */
        Sample_to_Output = 0;
9    } else {
        /* sort sample depths into sorted_sample_depths[] */
        Order_Sample_Depth_Values();
        Sample_to_Output = sorted_sample_depths[
13        (Depth_Output_Selection == NEAREST)?
                                0 : SAMPLES_PER_PIXEL - 1];
    }

```

## 17                   -- Color Output

The pixel block 84B sends color values to the pixel buffers 2K0 if the corresponding Begin\_Frame packet has cleared the No\_Saved\_Color\_Buffer state parameter. The color value output depends on the setting of the Overflow\_Frame,

21 Color\_Output\_Selection and Color\_Output\_Overflow\_Selected state parameters. The following pseudo-code outlines the logic for processing colors on output:

```

    int SAMPLES_PER_PIXEL = 4;
25
    color_selected = (Overflow_Frame) ?
                    Color_Output_Overflow_Selected :
                    Color_Output_Selection;
29
    switch (color_selected) {
        case WEIGHTED:
            color_PIXEL = Compute_Weighted_Average();
            break;
33
        case FIRST:
            color_PIXEL = first_Sample_Color;
            break;
37
        case DIRTY:
            fcolor = (0,0,0);
            number_of_samples = 0;
41            for (count = 0; count < SAMPLES_PER_PIXEL; count++) {
                if (Sample_Is_Dirty) {
                    fcolor += sampleSrcColor;
                    number_of_samples++;
45                }
            }
    }

```

```

1         if (number_of_samples > 0)
            color_PIXEL = fcolor/number_of_samples;
            break;

5     case MAJORITY:
        numFgnd = numBgnd = 0;
        fcolor = bcolor = (0, 0, 0);
        for (count = 0; count < SAMPLES_PER_PIXEL; count++) {
9            if (Sample_Is_Dirty) {
                numFgnd++;
                fcolor += sample_Source_Color;
            } else {
13                numBgnd++;
                bcolor += sample_Buffer_Color;
            }
        }
17        color = (numFgnd >= numBgnd)? fcolor/numFgnd:
                                                bcolor/numBgnd;
            break;
    }
21

```

This computed color is assigned to the pixel.

For some options, like DIRTY\_SAMPLES, the color may not be blended between passes. This may cause some aliasing artifacts but prevents the worse artifacts of background colors bleeding through at abutting polygon edges in the case of an overflow of the polygon or sort memory. In any case, the application 8211 has substantial control over combining the color samples prior to output.

The sample weights used in computation of the weighted average are programmable. They are 8-bit quantities in one embodiment. These eight bit quantities are represented as 1.7 numbers (i.e. 1 integer bit followed by 7 fraction bits in fixed point format). This allows specification of each of the weights to be in the range 0.0 to a little less than 2.0. For uniform weighting of 4 samples in the pixel, the specified weight for each sample should be 32. The weight of the samples will thus add up to 128, which is equal to 1.0 in the fixed point format used in the embodiment.

### --- Stencil Output

37 The pixel-out unit 280 sends stencil values to the pixel buffer 2K0 if the No\_Saved\_Stencil\_Buffer flag is not set in the corresponding Begin\_Frame packet. The stencil values may need to be passed from one frame to the next and used in frame clearing

- 1 operations. Because of this, keeping sample-level precision for stencils may be necessary.  
(The application 8211 may choose to use either 8 bits per-pixel or 2 bits per-sample for  
each stencil value). The Stencil\_Mode bit in a Begin\_Frame determines if the stencil is  
per-pixel or per-sample. In either case, the sample-level-precision bits (8, in one  
5 embodiment) of stencil information per pixel are sent out.

#### — Pixel-Format Conversion

- Pixel format conversion happens both at tile output and at tile preparation for  
9 rendering. Left or right shifting the pixel color and alpha components by the appropriate  
amount converts the pipeline format RGBA8888 to the target format (herein, one of  
ARGB8888, RGB565 and INDEX8).



Table 1: Begin\_Frame and Prefetch\_Begin\_Frame Packets

Data Item	Bits / Item	Source	Destination
Header	5	MIJ	
Blocking_Interrupt	1	SW	BKE
WinSourceL	8	SW	BKE
WinSourceR	8	SW	BKE
WinTargetL	8	SW	BKE
WinTargetR	8	SW	BKE
Window_X_Offset	8	SW	BKE
Window_Y_Offset	12	SW	BKE
Pixel_Format	2	SW	PIX, BKE
SrcEqTarL	1	SW	SRT, BKE
SrcEqTarR	1	SW	SRT, BKE
No_Color_Buffer	1	SW	PIX, BKE
No_Saved_Color_Buffer	1	SW	PIX, BKE
No_Z_Buffer	1	SW	PIX, BKE
No_Saved_Z_Buffer	1	SW	PIX, BKE
No_Stencil_Buffer	1	SW	PIX, BKE
No_Saved_Stencil_Buffer	1	SW	PIX, BKE
Stencil_Mode	1	SW	PIX
Depth_Output_Selection	2	SW	PIX
Color_Output_Selection	2	SW	PIX
Color_Output_Overflow_Selection	2	SW	PIX
Vertical_Pixel_Count	11	SW	BKE
StencilFirst	1	SW	PIX
Total Bits	87		

**Table 2: End\_Frame and Prefetch\_End\_Frame Packets**

---

<b>Data Item</b>	<b>Bits / Item</b>	<b>Source</b>	<b>Destination</b>
Header	5	MLJ	
Interrupt_Number	6	SW	BKE
Soft_End_Frame	1	SW	MEX
Buffer_Over_Occurred	1	MEX	SRT, PIX
Total Bits	13		

---

**Table 3: VSP Packet**

<b>Data Item</b>	<b>Bits</b>	<b>Description</b>
Header	5	
Mode_Cache_Index	4	Index of mode information in mode cache.
Stipple_Cache_Index	2	Index of stipple information in stipple cache.
Stamp_X_Index	3	X-wise index of stamp in tile.
Stamp_Y_Index	3	Y-wise index of stamp in tile.
Sample_Coverage_Mask	16	Mask of visible samples in stamp.
$Z_{\text{REFERENCE}}$	32	The reference value with respect to which all Z reference values are computed.
dZdX	28	Partial derivative of z along the x direction.
dZdY	28	Partial derivative of z along the y direction.
Is_MultiSample	1	Flag indicating anti-aliased or non-anti-aliased rendering.
Total Bits	122	

Table 4: Clear Packet

---

Data Item	Bits / Item	Source	Destination
Header	5	SW	PIX
Mode_Cache_Index	4	MU	PIX
Clear_Color	1	SW	PIX
Clear_Depth	1	SW	PIX
Clear_Stencil	1	SW	PIX
Clear_Color_Value	32	SW	PIX
Clear_Depth_Value	24	SW	PIX
Clear_Stencil_Value	8	SW	PIX
Total Bits	75		

---

**Table 5: Tile\_Begin and Prefetch\_Tile\_Begin Packets**

<b>Data Item</b>	<b>Bits / Item</b>
Header	5
First_Tile_In_Frame	1
Breakpoint_Tile	1
Tile_Right	1
Tile_Front	1
Tile_X_Location	7
Tile_Y_Location	7
Tile_Repeat	1
Tile_Begin_SubFrame	1
Begin_SuperTile	1
Overflow_Frame	1
Write_Tile_ZS	1
Backend_Clear_Color	1
Backend_Clear_Depth	1
Backend_Clear_Stencil	1
Clear_Color_Value	32
Clear_Depth_Value	24
Clear_Stencil_Value	8
Total Bits	95

Table 6: Pixel-Mode Cache\_Fill Packet (Part 1 of 2)

Data Item	Bits	Description
Header	5	
Mode_Cache_Index	4	Index of the cache entry to replace.
Scissor_Test_Enabled	1	Scissor test enable flag.
$x_{\text{Scissor\_Min}}$	11	Scissor window definition: $x_{\text{MIN}}$
$x_{\text{Scissor\_Max}}$	11	Scissor window definition: $x_{\text{MAX}}$
$y_{\text{Scissor\_Min}}$	11	Scissor window definition: $y_{\text{MIN}}$
$y_{\text{Scissor\_Max}}$	11	Scissor window definition: $y_{\text{MAX}}$
Stipple_Test_Enabled	1	Stipple test enable flag.
Function <sub>ALPHA</sub>	3	Function for the alpha test.
alpha <sub>REFERENCE</sub>	8	Reference value used in alpha test.
Alpha_Test_Enabled	1	Alpha test enable flag.
Function <sub>COLOR</sub>	3	Color-test function.
color <sub>MIN</sub>	24	Minimum inclusive value of the color key.
color <sub>MAX</sub>	24	Maximum inclusive value for the color key.
Color_Test_Enabled	1	Color test enable flag.
stencil <sub>REFERENCE</sub>	8	Reference value used in The stencil test.
Function <sub>STENCIL</sub>	3	Stencil-test function.
Function <sub>DEPTH</sub>	3	Depth-test function.
mask <sub>STENCIL</sub>	8	Stencil mask to AND the reference and buffer sample stencil values prior to testing.
Stencil_Test_Failure_Operation	4	Action to take on failure of the stencil test.
Stencil_Test_Pass_Z_Test_Failure_Operation	4	Action to take on passage of the stencil test and failure of the depth test.
Stencil_and_Z_Tests_Pass_Operation	4	Action to take on passage of both the stencil and depth tests.
Stencil_Test_Enabled	1	Stencil test enable flag.
write_mask <sub>STENCIL</sub>	8	Stencil mask for the stencil bits in the buffer that are updated.

Table 7: Pixel-Mode Cache Fill Packet (Part 2 of 2)

Data Item	Bits	Description
Z_Test_Enabled	1	Depth test enable flag.
Z_Write_Enabled	1	Depth write enable flag.
DrawStencil	1	Flag to interpret the second data value from the Phong block 84A as stencil data.
write_mask <sub>COLOR</sub>	32	Mask of bitplanes in the draw buffer that are enabled. (In color-index mode, the low-order 8 bits are the IndexMask.)
Blending_Enabled	1	Flag indicating that blending is enabled.
Constant_Color <sub>BLEND</sub>	32	Constant color for blending.
Source_Color_Factor	4	Multiplier for source-derived sample colors.
Destination_Color_Factor	4	Multiplier for destination-derived sample colors.
Source_Alpha_Factor	3	Multiplier for sample alpha values.
Destination_Alpha_Factor	3	Multiplier for sample alpha values already in the tile buffer.
Color_LogicBlend_Operation	4	Logic or blend operation for color values.
Alpha_LogicBlend_Operation	4	Logic or blend operation for alpha values.
Dithering_Enabled	1	Dither test enable flag.
TOTAL	253	

**Table 8: Color Packet**

---

<b>Data Item</b>	<b>Bits</b>	<b>Description</b>
Header	1	
Color	32	RGBA data.
TOTAL	33	

---



**Table 9: Depth Packet**

---

<b>Data Item</b>	<b>Bits</b>	<b>Description</b>
Header	1	
Z	32	Fragment stencil or depth data.
TOTAL	33	

---

**Table 10: Stipple Cache Fill Packet**

---

<b>Data Item</b>	<b>Bits</b>	<b>Description</b>
Header	1	
Stipple_Cache_Index	2	Index of cache entry to replace.
Stipple_Pattern	1024	Stipple pattern.
TOTAL	1031	

---

Table 11: Alpha-Test Functions

---

FunctionALPHA	Value	Comparison
LESS	0x1	$(A < \alpha_{Reference})$
LEQUAL	0x3	$(A \leq \alpha_{Reference})$
EQUAL	0x2	$(A = \alpha_{Reference})$
NEQUAL	0x5	$(A \neq \alpha_{Reference})$
GEQUAL	0x6	$(A \geq \alpha_{Reference})$
GREATER	0x4	$(A > \alpha_{Reference})$
ALWAYS	0x7	(TRUE)
NEVER	0x0	(FALSE)

---

Table 12: Color-Test Functions

Function <sub>COLO</sub> R	Value	Comparison
LESS	0x1	$(C < \text{color}_{\text{MIN}})$
LEQUAL	0x3	$(C \leq \text{color}_{\text{MAX}})$
EQUAL	0x2	$(C \geq \text{color}_{\text{MIN}}) \ \& \ (C \leq \text{color}_{\text{MAX}})$
NEQUAL	0x5	$(C < \text{color}_{\text{MIN}}) \mid (C > \text{color}_{\text{MAX}})$
GEQUAL	0x6	$(C \geq \text{color}_{\text{MIN}})$
GREATER	0x4	$(C > \text{color}_{\text{MAX}})$
ALWAYS	0x7	TRUE
NEVER	0x0	FALSE

Table 13: Stencil Operations

Operation	Value	Action
KEEP	0x0	Keep stored value
ZERO	0x1	Set value to zero
MAX_VAL	0x2	Set to the maximum allowed. For pipeline 840 maximum stencil value is 255 in the per-pixel mode and 3 in the per-sample mode.
REPLACE	0x3	Replace stored value with reference value
INCR	0x4	Increment stored value
DECR	0x5	Decrement stored value
INCRSAT	0x6	Increment stored value, clamp to max on overflow. This is equivalent to the INCR operation in OpenGL.
DECRSAT	0x7	Decrement stored value; clamp to 0 on underflow. This is equivalent to the DECR operation in OpenGL.
INVERT	0x8	Bitwise invert stored value

Table 14: Depth-Test Flag Effects

No_ Z_ Buffer	No_ Saved_Z_ Buffer	Z_Test_ Enabled	Z_Test_ Write_Enabled	Action
TRUE	TRUE	X	X	The depth-test, -update and -output operations are all bypassed regardless of the value of other parameters. (Such a situation might arise when a pre-sorted scene is being rendered.) Stencil values are updated as if the depth test passed. No_Saved_Z_Buffer is TRUE if No_Z_Buffer is TRUE.
FALSE	X	FALSE	FALSE	It is as if the depth test always passes but the z-buffer values on chip are not updated for the current object (a decal or a sorted transparency, for example). Depth tile buffer is output to the framebuffer memory only if No_Saved_Z_Buffer is FALSE.
FALSE	X	FALSE	TRUE	It is as if the depth test always passes. Tile depth buffer values are updated. The depth buffer is written out to framebuffer memory on output only if No_Saved_Z_Buffer is FALSE.
FALSE	X	TRUE	FALSE	Depth test is conducted but the tile depth buffer is not updated for this object. (Again, examples are multi-pass rendering and transparency.) Depth buffer is sent to the framebuffer memory on output only if No_Saved_Z_Buffer is FALSE.
FALSE	X	TRUE	TRUE	Everything is enabled. Depth buffer is sent to the framebuffer memory on output only if No_Saved_Z_Buffer is FALSE.

FIG. 13. DITHER FLAG BITFIELD

Blending_Enabled	No_Saved_Color_Buffer	Action
JE	TRUE	Color operations such as blending, dithering and logical operations are disabled. Color buffer is also not sent to framebuffer memory on output. (Such a situation may arise during creation of a depth map.) No_Saved_Color_Buffer is TRUE if No_Color_Buffer is TRUE.
LSE	X	Blending is disabled. Logic op setting may determine how the color is combined with the tile buffer value. Tile color buffer is sent to framebuffer memory on output only if No_Saved_Color_Buffer is FALSE.
FALSE	TRUE	Blending is enabled. Tile color buffer is sent to framebuffer memory on output only if No_Saved_Color_Buffer is FALSE.

Table 10: Stencil Test Flag Effects

No_ Stencil_ Buffer	Stencil_ Test_ Enabled	No_ Saved_ Stencil_ Buffer	Action
TRUE	X	X	The stencil-test, -update and -output operations are all bypassed regardless of the value of Stencil_Test_Enabled and No_Saved_Stencil_Buffer. If DrawStencil is TRUE, the stencil value received from the Phong block 84A is also ignored. (No_Saved_Stencil_Buffer is TRUE if No_Stencil_Buffer is TRUE.
FALSE	FALSE	FALSE	It is as if the stencil test always passes and all stencil operations are KEEP, effectively a NoOp. The stencil tile buffer is output to the framebuffer memory. If DrawStencil is TRUE, the stencil value received from the Phong block 84A is also ignored.
FALSE	FALSE	TRUE	It is as if the stencil test always passes and all stencil operations are KEEP, effectively a NoOp. The stencil tile buffer is not output either. If DrawStencil is TRUE, the stencil value received from the Phong block 84A is also ignored.
FALSE	TRUE	FALSE	The stencil test is performed and the stencil tile is written out. If DrawStencil is TRUE, the stencil value received from the Phong block 84A is used instead of stencil <sub>REFERENCE</sub> in tests and updates.
FALSE	TRUE	TRUE	The Stencil test is performed, but the stencil buffer is not written out. If DrawStencil is TRUE, the stencil value received from the Phong block 84A is used instead of stencil <sub>REFERENCE</sub> in tests and updates.



Table 17: Color Blend Factors

Value	Encoding	Blend Factors
ZERO	0x8	(0,0,0)
ONE	0x0	(1,1,1)
SOURCE_COLOR	0x1	$(R_S, G_S, B_S)$
ONE_MINUS_SOURCE_COLOR	0x9	$(1, 1, 1) - (R_S, G_S, B_S)$
DESTINATION_COLOR	0x3	$(R_D, G_D, B_D)$
ONE_MINUS_DESTINATION_COLOR	0xB	$(1, 1, 1) - (R_D, G_D, B_D)$
SOURCE_ALPHA	0x4	$(A_S, A_S, A_S)$
ONE_MINUS_SOURCE_ALPHA	0xC	$(1, 1, 1) - (A_S, A_S, A_S)$
DESTINATION_ALPHA	0x6	$(A_D, A_D, A_D)$
ONE_MINUS_DESTINATION_ALPHA	0xE	$(1, 1, 1) - (A_D, A_D, A_D)$
SOURCE_ALPHA_SATURATE	0xF	$(f, f, f)$
CONSTANT_COLOR	0x2	$(R_C, G_C, B_C)$
ONE_MINUS_CONSTANT_COLOR	0xA	$(1, 1, 1) - (R_C, G_C, B_C)$
CONSTANT_ALPHA	0x5	$(A_C, A_C, A_C)$
ONE_MINUS_CONSTANT_ALPHA	0xD	$(1, 1, 1) - (A_C, A_C, A_C)$

**Table 18: Function<sub>BLE</sub> Values**

---

Value	Encoding	Operation
ADD (x,y)	0x0	$x + y$
SUBTRACT (x,y)	0x1	$x - y$
REVERSE_SUBTRACT (x, y)	0x2	$y - x$
MINIMUM (x,y)	0x3	minimum(x, y)
MAXIMUM (x,y)	0x4	maximum(x, y)

---

Table 19: Source and Destination Alpha Blend Factors

Value	Encoding	Blend Factors
ZERO	0x4	(0,0,0,0)
ONE	0x0	(1,1,1,1)
SOURCE_ALPHA	0x1	$A_s$
ONE_MINUS_SOURCE_ALPHA	0x5	$(1 - A_s)$
DESTINATION_ALPHA	0x3	$A_d$
ONE_MINUS_DESTINATION_ALPHA	0x7	$(1 - A_d)$
CONSTANT_ALPHA	0x2	$A_c$
ONE_MINUS_CONSTANT_ALPHA	0x6	$(1 - A_c)$

**Table 20: Effects of Blending\_Enabled and Dithering\_Enabled State Parameters:**

Blending_Enabled	Dithering_Enabled	Operation
TRUE	TRUE	Blending and dithering are enabled. Logical operations are disabled.
TRUE	FALSE	Blending is enabled. Dithering and logical operations are disabled.
FALSE	TRUE	Blending and dithering are disabled. Logical operations are enabled.
FALSE	FALSE	Blending and dithering are disabled. Logical operations are enabled.

Table 21: Logical Operations

Value	Encoding	Operation
CLEAR	0x0	0
COPY	0x3	$s$
NOOP	0x5	$d$
SET	0xf	all 1's
AND	0x1	$s \wedge d$
AND_REVERSE	0x2	$s \wedge \neg d$
AND_INVERTED	0x4	$\neg s \wedge d$
XOR	0x6	$s \text{ xor } d$
OR	0x7	$s \vee d$
NOR	0x8	$\neg(s \vee d)$
EQUIVALENT	0x9	$\neg(s \text{ xor } d)$
INVERT	0xa	$\neg d$
OR_REVERSE	0xb	$s \vee \neg d$
COPY_INVERTED	0xc	$\neg s$
OR_INVERTED	0xd	$\neg s \vee d$
NAND	0xe	$\neg(s \wedge d)$

Table 22: State Parameters  
(Part 1 of 2)

Parameter
Stipple_Pattern
Pixel_Format
No_Saved_Stencil_Buffer
No_Stencil_Buffer
No_Z_Buffer
No_Saved_Z_Buffer
No_Color_Buffer
No_Saved_Color_Buffer
Color_Output_Selection
Color_Output_Overflow_Selection
DrawStencil
SampleLocations
SampleWeights
Depth_Output_Selection
Stencil_Mode
Tile_X_Location
Tile_Y_Location
Clear_Color_Value
Clear_Depth_Value
Clear_Stencil_Value
DepthClearMask
write_mask_STENCIL
Overflow_Frame
Enable_Flags
Is_MultiSample
write_mask_RGBA
Function_ALPHA
alpha_Reference

Table 23: State Parameters (Part 2 of 2)

Parameter
Function_COLOR
Constant_Color_BLEND
color_MIN
color_MAX
Function_DEPTH
Function_STENCIL
Stencil_Test_Failed_Operation
Stencil_Test_Passed_Z_Test_Failed_Operation
Stencil_and_Z_Tests_Passed_Operation
Source_Color_Factor
Destination_Color_Factor
Color_LogicBlend_Operation
Source_Alpha_Factor
Destination_Alpha_Factor
stencil_REFERENCE
mask_STENCIL
X_Scissor_Min
X_Scissor_Max
Y_Scissor_Min
Y_Scissor_Max

WHAT IS CLAIMED IS:

1                   1.     A method for rendering a graphics image, said method comprising:  
2                   performing a fragment operation on a fragment on a per-pixel basis; and  
3                   performing a fragment operation on said fragment on a per-sample basis.

1                   2.     The method of claim 1, wherein said step of performing on a per-  
2 pixel basis comprises  
3                   performing one of the following fragment operations on a per-pixel basis:  
4                   scissor test, stipple test, alpha test, color test.

1                   3.     The method of claim 1, wherein said step of performing on a per-  
2 sample basis comprises  
3                   performing one of the following fragment operations on a per-sample basis:  
4                   Z test, blending, dithering.

1                   4.     The method of claim 1, further comprising the step of:  
2                   programmatically selecting whether to perform a stencil test on a per-pixel  
3                   or a per-sample basis, and  
4                   wherein between said steps, the following step is performed:  
5                   performing said stencil test on said selected basis.

1                   5.     The method of claim 1, wherein said step of performing on a per-  
2 sample basis comprises  
3                   programmatically selecting a set of subdivisions of a pixel as samples for use  
4                   in said fragment operation on a per-sample basis, and  
5                   wherein said method further comprises  
6                   then programmatically selecting a different set of subdivisions of a pixel as  
7                   samples for use in a second fragment operation on a per-sample basis; and  
8                   then performing said second fragment operation on a fragment on a per-  
9                   sample basis, using said programmatically selected samples.

1                   6.     The method of claim 1, wherein said step of performing on a per-  
2     sample basis comprises  
3                   programmatically selecting a set of subdivisions of a pixel as samples for use  
4     in said fragment operation on a per-sample basis;  
5                   programmatically assigning different weights to two samples in said set; and  
6                   performing said fragment operation on said fragment on a per-sample basis,  
7     using said programmatically selected and differently weighted samples.

1                   7.     A method for rendering a graphics image, said method comprising:  
2                   performing one of the following fragment operations on a fragment on a per-  
3     pixel basis: scissor test, stipple test, alpha test, color test;  
4                   programmatically selecting whether to perform a stencil test on a per-pixel  
5     or a per-sample basis, and  
6                   performing said stencil test on said selected basis; and  
7                   programmatically selecting a set of subdivisions of a pixel as samples for use  
8     in a fragment operation on a per-sample basis;  
9                   programmatically assigning different weights to two samples in said set; and  
10                  performing one of the following fragment operations on a per-sample basis,  
11     using said programmatically selected and differently weighted samples: Z test,  
12     blending, dithering;  
13                  then programmatically selecting a different set of subdivisions of a pixel as  
14     samples for use in a second fragment operation on a per-sample basis; and  
15                  then performing said second fragment operation on a fragment on a per-  
16     sample basis, using said programmatically selected samples.

1                   8.     A method for rendering a graphics image, said method comprising:  
2                   programmatically selecting whether to perform a stencil test on a per-pixel  
3     or a per-sample basis, and  
4                   performing said stencil test on said selected basis.



1                   **9.**     A computer-readable medium for data storage wherein is located a  
2     computer program for causing a graphics-rendering system to render an image by  
3                   performing a fragment operation on a fragment on a per-pixel basis; and  
4                   performing a fragment operation on said fragment on a per-sample basis.

1                   **10.**   A computer-readable medium for data storage wherein is located a  
2     computer program for causing a graphics-rendering system to render an image by  
3                   performing one of the following fragment operations on a fragment on a per-  
4     pixel basis: scissor test, stipple test, alpha test, color test;  
5                   programmatically selecting whether to perform a stencil test on a per-pixel  
6     or a per-sample basis, and  
7                   performing said stencil test on said selected basis; and  
8                   programmatically selecting a set of subdivisions of a pixel as samples for use  
9     in a fragment operation on a per-sample basis,  
10                  performing one of the following fragment operations on a per-sample basis,  
11     using said programmatically selected samples: Z test, blending, dithering;  
12                  then programmatically selecting a different set of subdivisions of a pixel as  
13     samples for use in a second fragment operation on a per-sample basis; and  
14                  then performing said second fragment operation on a fragment on a per-  
15     sample basis, using said programmatically selected samples.

1                   **11.**   A computer-readable medium for data storage wherein is located a  
2     computer program for causing a graphics-rendering system to render an image by  
3                   programmatically selecting whether to perform a stencil test on a per-pixel  
4     or a per-sample basis, and  
5                   performing said stencil test on said selected basis.

1                   **12.**   A system for rendering graphics images, said system comprising:  
2     a port for receiving commands from a graphics application;  
3     an output for sending a rendered image to a display; and  
4     a fragment-operations pipeline, coupled to said port and to said output, said

1 fragment-operations pipeline comprising  
2 a stage for performing a fragment operation on a fragment on  
3 a per-pixel basis; and  
4 a stage for performing a fragment operation on said fragment  
5 on a per-sample basis.

1 13. The apparatus of claim 12, wherein said stage for performing on a  
2 per-pixel basis comprises one of the following: a scissor-test stage, a stipple-test stage, an  
3 alpha-test stage, a color-test stage.

1 14. The apparatus of claim 12, wherein said stage for performing on a  
2 per-pixel basis comprises one of the following: a Z-test stage, a blending stage, a dithering  
3 stage.

1 15. A system for rendering graphics images, said system comprising:  
2 a port for receiving commands from a graphics application;  
3 an output for sending a rendered image to a display;  
4 the medium of claim 11; and  
5 a CPU, coupled to said port, said output and said medium, for executing said  
6 computer program in said medium.




FIG. 1




FIG. 2







FIG. 3

**FIG. 4**



**FIG. 5**

**FIG. 6**









FIG. 7




**FIG. 8**




**FIG. 9**




filled  
pixels



black  
background




white  
fragment



gray  
fragments

**FIG. 10**



**FIG. 11**




FIG. 12